

INSTRUCTION MANUAL

MODEL MRC-1 MICROPROCESSOR REMOTE CONTROL SYSTEM

REMOTE TERMINAL

MOSELEY ASSOCIATES, INC. Santa Barbara Research Park 111 Castilian Drive Goleta, California 93017

Rev. 9 June 1980

(805) 968-9621

WARNING

This equipment generates, uses, and can radiate radio frequency energy and if not installed and used in accordance with the instruction manual, may cause interference to radio communications. As temporarily permitted by regulation it has not been tested for compliance with the limits for Class A computing devices pursuant to Subpart J of Part 15 of FCC Rules, which are designed to provide reasonable protection against such interference. Operation of this equipment in a residential area is likely to cause interference in which case the user, at his own expense will be required to take whatever measures may be required to correct the interference.

1.0 SYSTEM INTRODUCTION

1.1 INTRODUCTION

The MRC-1 Microprocessor Remote Control System is a modular solid-state microprocessor-based system designed to meet the needs of the broadcaster to obtain remote indications of analog and status information, and to provide remote control of his equipment.

The MRC-1 consolidates, into one convenient package, all the features of existing moderately-priced remote control systems that require numerous auxiliary devices to function as a system in addition to many features normally found in large-scale remote control systems. The many features incorporated into the MRC-1 are made possible through the use of a microprocessor as the main control and logic element_of each Remote and Control Terminal.

The flexibility of the microprocessor has also led to some changes in the terminology that is used to describe the functions performed by the MRC-1 and the way it is connected as a system. It is highly recommended that personnel installing an MRC-1 for the first time completely read and understand the manual before attempting to connect the MRC-1 to the user's equipment. There are two separate manuals for a complete MRC-1 system. One manual is for the Control Terminal; the second manual for the Remote Terminal.

1.1.1 Manual Organization

This manual has been designed to guide the user through the many features of the MRC-1 in a logical manner. Following the system specifications and unpacking instructions, Section 4 defines the operation of the Remote and Control Terminals. Once the operation of the system is mastered, Section 5 describes how to connect the MRC-1 to equipment being monitored and controlled. Section 6 defines the adjustment and calibration of the unit. Section 7 is a guide to maintenance of equipment should any difficulties be encountered. Section 8 contains circuit card descriptions, schematics and illustrations organized by type of circuit card. The last section will contain data for any options that were ordered as a part of the system. Should options be ordered at some future time, the option data may be appended to this manual by the user.

1.1.2 Technician Safety

The compact and modular design of the MRC-1, with convenient access to all modules and wiring, dictates that, from a safety standpoint, no lethal voltages be accidentally accessible to the technician. With the exception of the AC mains, which are made difficult to access, all internal voltages are less than 15 volts in magnitude. The user-applied voltages are limited to a maximum of 48 volts at any terminal (generally less) so that, when performing normal maintenance on the equipment, no lethal voltages are present inside the chassis. All high-voltage power switching and control must be performed indirectly by equipment external to the MRC-1.

1.2 SYSTEM OVERVIEW

An MRC-1 system consists of a Control Terminal and from one to nine Remote Terminals. Each Remote Terminal may access up to

MRC-1

32 status inputs (ON/OFF), 32 telemetry inputs (analog), and up to 64 command outputs (ON/OFF).

The Control Terminal communicates with each of the Remote Terminals over a single communications circuit that connects all locations. The communication circuit may be either 2-wire or 4-wire (or equivalent) telephone lines, STL subcarrier, aural SCA or private radio/ microwave links. Figure 1-1 is a typical illustration of the Control Terminal connected to several Remote Terminals.

In operation, one of the remote sites is selected for display at the Control Terminal. The value of each of the 32 status inputs is displayed on a set of 32 LED's. Calibrated analog values are digitally displayed one at a time. A CHANNEL SELECT key is used to display the desired channel.

The Remote Terminals perform seven (7) basic functions:

- The remote keyboards are used to set up the system. When the system is installed, calibration data, alarm criteria, and so forth, are entered at each Remote Terminal keyboard. These may be changed from the remote keyboards during operation.
- 2. Once the system has been set up, the Remote Terminals process the incoming data according to the details of how the system was set up. The necessary computations for calibration, alarm checking, etc., are performed at the Remote Terminals.
- 3. The Remote Terminals process and transmit data, and turn ON and OFF the command output lines as instructed by the operator activating the Control Terminal.

MRC-1



FIGURE I-I

TYPICAL MRC-I SYSTEM INTERCONNECT

- 4. The Remote Terminals check for alarms and notify the Control Terminal should an alarm condition be found.
- 5. If desired, a remote site may be operated directly from its own front panel, if it is placed in MAINTE-NANCE OVERRIDE mode.
- The Remote Terminals provide a fail-safe output as required in broadcast applications.
- 7. The Remote Terminals continually monitor changes in their individual conditions (e.g., with temperature) and make slight adjustments in calibration calculations as required.

The Control Terminal is specialized to communicate with the various Remote Terminals, requesting display information and processing alarm reports as required. The Control Terminal prepares messages to the various Remote Terminals according to the actions of the user.

Much of the power of the MRC-1 is due to the flexibility available to the user in setting up the system. Specifically:

- Telemetry (analog) channels may be calibrated in three ways:
 a. Directly proportional to input level (linear calibration)
 - b. Proportional to the square of the input level (power calibration)
 - c. Proportional to the product of two telemetry (analog) inputs (indirect calibration)
- Each of these calibrated telemetry (analog) channels may have an upper and lower limit. If these limits have been established, the input is sampled, adjusted

according to calibration, and compared against the limits. Any violation causes an alarm.

- 3. Each of the individual status inputs may be given attributes causing them to "latch" or be inverted before display. Each status input may be set up to trigger an alarm, either on rising edge or falling edge (or both).
- 4. Any command output may be assigned to either the RAISE or LOWER key for any specified channel. "Latching" command lines also may be specified, in which case, pushing RAISE turns the command output ON, and pushing LOWER turns it OFF.
- 5. Telemetry inputs may be assigned "Mute" status inputs. If the "Mute" status input is ON, the telemetry data is displayed and limit-checked normally. If the "Mute" status input is OFF, limit checking is suppressed.

2.0 SYSTEM SPECIFICATIONS

2.1 INTRODUCTION

The MRC-1, as a system, can accommodate a wide variety of options with regard to interfacing the system to the user's equipment. The specifications for each interface, in addition to system specifications, are detailed in this section.

2.2 SYSTEM SPECIFICATIONS

The following are general system specifications for the MRC-1:

Type of System	Microprocessor-based Control and Remote Terminals.
Number of Control Terminals Per System	One (l) Control Terminal active in a system at a time
Number of Remote Terminals	One (l) to nine (9) Remote Termi- nals in a system
Failsafe:	
Control	Complies with current FCC require- ments for AM, FM and TV service. Responds 45 seconds after failure of interconnecting circuit.
Telemetry	Internal timers and monitors for FCC TV compliance
Output	N.C. transistor closure at 48V, 100 mA
Alarm Indications	Visual and aural. Aural alarm defeatable and remoteable.
Maintenance Override	Remote Terminal front-panel con- trol provides Remote Terminal "GO HOME" transistor closure and Control Terminal indication. N.O. transistor at 48V, 100mA,

isolated.

MRC-1

THEFTCONNECT	ntercon	nect
--------------	---------	------

Interconnect Classes	2-wire, 4- wire, FM subcarrier, or combinations
2-Wire/4-Wire	Nominal 600Ω balanced line. Series 3002 (unconditioned) data channel per Bell System Technical Reference PUB-41004. Two-way non-simultaneous. Nominal send level 0 dBm; receive level -30 dBm minimum
FM Subcarrier (Optimal)	Nominal levels 1.5V p-p at 2kΩ. Frequency range 26 kHz to 185 kHz
Modulation	Two-tone FSK; 1200 Hz idle, 2200 Hz mark frequencies
Data Rate	1200 bits per second
Data Format	10 bits, 7-bit ASCII plus parity, start, stop bits
Data Checking	Parity by character, longitudinal redundancy check and fixed formats
Command Functions	
Number of Command Lines	16, 32, 48 or 64 lines per Remote Terminal
Command Line Modes	Each line programmable by user for momentary or latching operation
Command Line Association	Each momentary programmed line is user-assignable to one or more telemetry channels. Each latch- ing line is assignable to one telemetry channel.
Tally-Back	Front-panel LED indicators at Remote and Control Terminals
Response Time	250 ms, nominal
Status Functions	
Number of Channels	16 or 32 channels per Remote Terminal

User-programmable for N.O./N.C. States activating front-panel LED's Latching or Following Attributes Alarm on rising, falling, or both conditions (or no alarm) 250 ms, nominal, per site, from Response Time status change at Remote Terminal to Control Terminal indication. Telemetry Functions Number of Channels 16 or 32 channels per Remote Terminal Calibration Via keyboard at Remote Terminal in user-selected units of measure Calibration Modes Linear, power-to-linear, and indirect power calculation 4 digits with decimal point and Display polarity sign for value and limits display Fully tolerance-alarmed for high Alarms and/or low limits User-assignable status channel to Muting cause alarm muting Input Filtering Digital two-pole filter 500 ms, nominal, from request at Display Response Time Control Terminal A self-calibration cycle performed Self Check at approximately 4-second intervals Physical Specifications Power: Standard Control 120/240 VAC 50/60 Hz, 50 watts, nominal 120/240 VAC 50/60 Hz, 100 watts, Remote & Expanded Control nominal

Size:

Standar	d Control	13.3 cm H x 48.3 cm W (5.25" H x 19" W x 15" Depth less connectors	x 38.1 cm D 'D)
Remote	& Expanded Control	17.8 cm H x 48.3 cm W (7" H x 19" W x 15.5" Depth less battery or	x 39.4 cm D D) connectors
Operating	Temperature	0° - 50°C	

2.3 ANALOG-TO-DIGITAL CONVERTER MODULE

The following specifications apply to the analog-to-digital (A/D) converter assembly supplied as a part of the system:

Channels	16 channels per module, 2 modules (maximum) per Remote Terminal
Resolution	One part in 1024
Inputs	Double-ended ±3.5 volts nominal, 100k DC bridging
Maximum Input	±5.0 volts. Application of volt- age above this level causes erratic operation of one or more channels. Damage level is ±40 volts.
Sample Interval	A channel is sampled more than twice a second, regardless of the number of channels in the Remote Terminal.
Overall Measurement Accuracy	Better than 0.5%

2.4 TTL STATUS INPUT MODULE

The following specifications apply to the TTL Status Input Module supplied in the MRC-1 system:

Number of Channels

16 per module, 2 modules (maximum)
per Remote Terminal

MRC-1 Rev. 28 April 1981

Input Configuration	Low-power TTL with 10k pull-up to +5 yolts DC
Voltage Reference	Chassis signal ground
Maximum Input Voltage	+5.5 volts DC Contact closure to
Minimum Input Voltage	0.0 volts / ground will operate
Logic High Level Input Voltage	Greater than 2.0 volts
Logic Low Level Input Voltage	Less than 0.8 volts
Short Circuit Output Current	Less than 1.0 ma

2.5 OPTICALLY-ISOLATED STATUS INPUT MODULE

The following specifications apply to the Optically-Isolated Status Input Module that can be interchanged with the TTL Status Module. Both module types may be mixed within a single Remote Terminal:

Number of Channels	16 per module, 2 modules (maximum) per Remote Terminal
Input Configuration	LED optical isolator
Voltage Reference	Two-terminal isolated from refer- ence
Maximum Input Current	30 ma maximum through optical isolator, user-supplied current. User-changeable current limiting resistors
Maximum Voltage	±50 volts above chassis ground

2.6 OPEN COLLECTOR COMMAND OUTPUT MODULE

The Open Collector Command Output Module is supplied in an MRC-1 system for activating external devices:

Number of Outputs16 command outputs per module,
4 modules (maximum) per Remote
TerminalOutput ConfigurationHigh current peripheral driver
integrated circuitVoltage ReferenceChassis signal groundMaximum Voltage48 volts DC, user-suppliedMaximum Current250 ma, user-suppliedVoltage Drop (250 ma)1.5 volts

2.7 OPTICALLY-ISOLATED COMMAND OUTPUT MODULE

The Optically-Isolated Command Output Module can be interchanged with the Open Collector Output Module for activating external devices:

Number of Outputs	<pre>16 command output per module; 4 modules (maximum) per Remote Terminal</pre>
Output Configuration	Optical isolator driving high- current Darlington
Voltage Reference	Two-terminal
Maximum Voltage	48 volts DC between terminals, user-supplied
Maximum Current	250 ma, user-supplied
Voltage Drop (250 ma)	1.5 volts

3.0 UNPACKING AND PRE-INSTALLATION CHECKOUT

3.1 UNPACKING

Upon removing the units from the shipping cartons, please inspect them carefully for internal and external damage that may have occurred during transit. Verify that all printed circuit cards are seated firmly in the mother boards. All cards are the same length and all should appear to be seated in the card cage to the same depth.

An instruction manual - Control Terminal or Remote Terminal - is shipped with each unit. There is some terminology that is used to describe the location of components on the PC boards within the card cages. The cards in a Standard Control Terminal are mounted horizontally (component side up) while those in a Remote Terminal or expanded Control Terminal are mounted vertically (component side to the right). The location of the components, i.e., LED's, test points, and switches are always given as if the cards were mounted vertically. The top edge of a card in a Standard Control Terminal is the left-hand edge; the bottom the right side.

Initial checkout of certain options, such as the LOGGER and POWER FAIL/MEMORY are covered in the documentation supplied with the option and presumes that the basic unit pre-installation checks have been performed. All units are checked out as a total system, as ordered.

The main purpose of pre-installation checkout is for the user to gain familiarity with the system while both the Control and

MRC-1 Rev. 28 April 1981 3-1 Remote Terminals are easily accessible and together on a bench at the same location. It is recommended that the user read the entire manual to understand the MRC-1 prior to attempting a hookup to his equipment. While the installation is relatively simple and straightforward, certain details of installation and operation, if overlooked, may cause what appear to be equipment failures.

3.2 POWER SUPPLY SHIPPING HOLDDOWN

A shipping screw is provided to hold down the power supply during transit. The screw is located on the left-hand side of the bottom chassis plate near the rear. Removal of the shipping screw prior to installation of the equipment into the rack will allow removal of the power supply assembly for servicing without removing the entire chassis from the rack.

CAUTION

WHENEVER THE UNIT IS SHIPPED, THE SHIPPING SCREW MUST BE INSTALLED AND SECURELY FAS-TENED. FAILURE TO OBSERVE THIS PRECAUTION CAN RESULT IN PHYSICAL DAMAGE TO THE UNIT AND VOIDS ALL WARRANTIES IF SHIPPED WITH-OUT THE SCREW.

The shipping screw should be saved and taping the screw to the chassis for any possible shipment is encouraged.

3.3 PRE-INSTALLATION CHECKOUT

The following procedures apply to checking the Control and Remote Terminals on a stand-alone basis upon receipt of the units.

 Verify that the power line voltage selector and fuse are set for the line voltage to be applied to the unit. The voltage selector is located at the left rear of the chassis. The units are shipped for 120 VAC operation, unless otherwise specified. The voltage selected can be observed on the PC card through the window in the AC power connector. To change the voltage, remove the power cord, slide the access window to the left, and with small needle-nose pliers, grasp and remove the PC card. Orient the card for proper operation - either <u>120 VAC or 220 VAC</u> <u>only</u> - and firmly replace the PC card. Install the proper fuse for the applied voltage as indicated by the placard on the AC mains connector. Slide the window to the right and install the AC mains connector.

- 2. Install the backup battery, provided only with the Remote Terminal. Connect the plus terminal of the battery to the red terminal of the CPU I/O connector and the negative to the black terminal of the CPU I/O connector. Batteries are shipped disconnected to prevent complete discharging.
- 3. Open the front panel by turning the knurled screw on the right side of the panel counterclockwise until the fastener disconnects and the panel can be swung open.
- 4. Connect the AC power connector to the AC mains. Depress the "ACK" key on the Remote Terminal front panel in order to clear the "cold start" condition which occurs whenever the Remote Terminal is powered up after the contents of memory have been lost.
- 5. Observe that the three upper LEDs on the CPU board the bottom slot of the card cage are ON.

These three LED's monitor the +15, +5 and -15 yolt power supplies and are illuminated when there is voltage present.

- 6. Depress the "Reset" switch on the CPU board. Observe that the single LED near the switch illuminates while the switch is depressed and, for a short period, after the switch is released.
- 7. Observe the top LED on the modem PC board. It should turn ON and OFF at a periodic rate indicating that the Control Terminal is attempting to communicate with Remote Terminals.
- 8. Depress the LAMP TEST key. All LED's and displays on the Terminal should illuminate. A second depression of the LAMP TEST key will restore all LED's and displays.
- 9. This concludes initial checkout. Note that after six seconds an alarm condition will be indicated at the Control Terminal by a flashing "DATA ERROR" LED because of the failure to communicate with a Remote Terminal."

3.4 PRE-INSTALLATION SYSTEM CHECKOUT

Follow the individual checkout procedures for the Control Terminal and each Remote Terminal supplied as part of a system.

MRC-1 Rev. 10 Nov. 1980 The Remote and Control Terminals should be connected back-to-back to verify communications according to the type of communications board supplied.

A. Modem Telco Interface

When telephone lines are used for communication in both directions, this board will be supplied for the Remote and Control Terminals. Two modes of operation are possible; two-wire or four-wire. In the two-wire mode, one telephone pair carries both Remote and Control message transmissions. In the four-wire mode, the Remote and Control Terminal messages are transmitted on separate telephone pairs, giving slightly better noise immunity. Figure 3-lA shows two-wire interconnection techniques. Figure 3-lB shows four-wire interconnection.



(3RD BOARD FROM BOTTOM, OR 3RD BOARD FROM RIGHT)





TWO-WIRE TELEPHONE LINE INTERCONNECTIONS

CONTROL TERMINAL TELCO INTERFACE

(3RD BOARD FROM BOTTOM, OR 3 RD BOARD FROM RIGHT)



FIG 3-IB

FOUR-WIRE TELCO INTERFACE

After the units are interconnected, measure the output levels and modem input level and adjust, if necessary, as described in Section 6 of this manual. These levels should be checked again when the unit is installed at the final location. Adjusting these controls, taking into consideration actual telco line loss, will greatly improve communications reliability.

B. Subcarrier Interface

When FM subcarriers are used for data in both directions, this board will be supplied. Interconnection is quite simple. Using two BNC-to-BNC connector cables, interconnect units as shown in Fig. 3-2.



(REMOTE TERMINAL)

FIG. 3-2

DUAL SUBCARRIER COMMUNICATIONS

C. Subcarrier/Telco Interfaces

When one communication direction is on telephone lines and the other direction is on an FM subcarrier, a combination telephone/ subcarrier board is used at each end. Interconnection is shown in Fig. 3-3.

MRC-1



FIG. 3-3

TELCO / SUBCARRIER COMMUNICATIONS

The user may now connect test inputs to status and telemetry I/O interface and loads to control outputs as desired.

Referring to Section 4 of the Remote Terminal manual, telemetry channels that have inputs may be calibrated. Status channels (with or without input connections) may be programmed. Exercising the MAP function, the effect of commands to RAISE and LOWER may be observed.

In the event that any difficulty is encountered, review thoroughly Sections 4 through 7 to determine the cause of the difficulty. Refer especially to Section 8 for wireline modem or subcarrier modem adjustments.

MRC-1 Rev. 10 Nov. 1980



FIGURE 4-1

LATCH

INV

5

L

SHFT

 \bigcirc

Rev. 10 Nov. 1980

4.0 REMOTE TERMINAL OPERATION

4.1 INTRODUCTION

This section defines the operation of the Remote Terminal from the operator's view point. A detailed description of each key and its effect on the operation of the MRC-1 Remote Terminal is presented. Once familiarity is gained with the system, reference can be made to the last part of this section where a brief summary of the key operation is given.

4.1.1 Front-Panel Controls and Indications

Referring to an actual Remote Terminal or Figure 4.1, the front panel of the Remote Terminal contains the following.

- A. Numeric Displays
 - 1. Site (1 digit)
 - 2. Channel (2 digits)
 - 3. Value/Edit (4 digits + sign)
- B. LED Displays
 - 1. Status Indicators (32 LED's)
 - 2. Status Attribute Indicators (4 LED's)
 - 3. Alarm Indicators (3 LED's)
 - 4. System Indicators (4 LED's)
- C. Audible Alarm
- D. Keyboard
 - 1. Value Entry Keys
 - 2. Shift Key
 - 3. Function Keys
 - A. "CH"
 - B. "SITE"

- C. "LATCH", "INVERT", "---", "---", and "STAT CLR"
- D. "LIN" and "POWER"
- E. "HI LIM" and "LO LIM"
- F. "LIMS"
- G. "MAP", "RAISE", and "LOWER"
- H. "MUTE"
- I. "ACK" (ACKNOWLEDGE)
- J. "LAMP TEST"
- K. "MAINT O'RIDE"
- L. FAILSAFE FUNCTIONS

Each of these will be described in turn.

4.1.2 Numeric Displays

The numeric (7-segment) displays at the Remote Terminal provide the following indications under the condition described:

- A. SITE: The SITE display is a single-digit display indicating which site number has been assigned to a Remote Terminal. In an MRC-1 System which consists of a Control Terminal and one to nine Remote Terminals, each remote must be given a unique site number. If two remote terminals have the same site number, both will respond at once when the Control Terminal attempts to communicate with the duplicated site number, and neither will be able to send back data successfully. The site number is automatically assigned according to strapping on the front-panel printed circuit board, and may be changed by using the site key (described in Section 4.5.2).
- B. CHANNEL: The CHANNEL display is a two-digit display indicating which channel is selected. For example, if "01" appears in the channel display, Telemetry Channel 1 may be calibrated, assigned limits, assigned command outputs, raised, lowered, etc. If

Telemetry Channel 1 has already been calibrated, its current value will appear in the value-edit display.

C. VALUE-EDIT: The VALUE-EDIT display consists of four digits plus sign. It serves two functions: To display values currently being entered in command key sequences, or if no command sequence is being entered the current value of the selected telemetry channel.

While a key sequence is being entered the numeric keys activated are displayed, with each new digit entered pushing previously entered digits to the left. If more than four digits are entered only the last four digits entered are significant, the remaining being lost. A decimal point in the left-most digit indicates that the shift key was activated. Entering a "-" sign as a part of the key sequence affects the sign portion of the display. At the end of a properly executed key sequence the user will see the results as described later in this section for each key sequence. Any error in the key sequence results in an "E" appearing in the display for two seconds whereupon the display returns to whatever was being displayed just prior to the key sequence.

When not displaying key sequences the value appearing in the display for the channel selected can have the following meanings:

- If the channel is uncalibrated, the VALUE-EDIT display remains blank.
- 2. If the channel is in an overflow condition, a flashing "EEEE" will appear in the display. An overflow condition occurs when the telemetry (analog) value for the selected channel is too large to display as calibrated.

For example, if Telemetry Channel 1 is calibrated to display a value of "9000" for 2.0 volts applied, and 5.0 volts is then applied, the resulting value ("22500") will overflow

the four digits available, and "EEEE" will be displayed.

- 3. If more than about 6 volts is applied, the selected telemetry channel may be in a saturated condition, i.e., the analog-to-digital converter is operating beyond the range where it is accurate. In this case, a flashing "----" will appear in the display.
- 4. Otherwise, the current value of the telemetry channel as calibrated will be displayed.

4.1.3 LED Indications

There are four major groups of LED indications on the front panel to:

- A. Indicate the user's status conditions;
- B. Indicate how a selected status bit has been programmed;
- C. Indicate system details, and;
- D. To indicate system and tolerance alarms.

The functions of each group of LED indicators is as follows:

A. Status Indications

There are 32 red LED's displaying the current value of status channels 1-32. LED's are assigned to channels starting from upper left and proceeding across from left to right. Thus, the first row displays status channels 1-8; the second row displays 9-16; the third row 17-24; and the fourth row 25-32. An "ON" condition is displayed by a steadily lit LED, and an "OFF" condition by an unilluminated LED. If an alarm condition has occurred on a status channel and has not yet been acknowledged, the appropriate LED will flash at a 2 Hz rate. (Alarm conditions may be defined by the user; this and the procedure for acknowledgement will be described later.)

B. Status Programming

There are four green LED's indicating which attributes, if any, have been assigned to the selected status channel. The LED's are labeled "LATCH", "INVERT", "____ " (Rising edge alarm), and "____" (Falling edge alarm). These attributes are selected and removed via key commands described in later paragraphs of this manual. The specific status bit selected and programming displayed in these LED's is indicated by the channel display.

C. System Details

There are four yellow LED's which indicates various details of the status of the system:

- Α. The "RAISE/ON" and "LOWER/OFF" LED's show the status of the user-assigned command outputs. If the command channels have been established as momentary in operation, each LED is lit if the assigned command output is "ON" and not lit if the command output is "OFF". For example, suppose channel 12 has been selected for display, with command output 3 established as the raise output, and command output 8 established as the lower output. Then the "RAISE/ON" LED will reflect the status of command output 3 and the "LOWER/OFF" LED that of command output 8. If a command output of latching type has been established instead, then the "RAISE/ON" light indicates that the command output is "ON" and the "LOWER/OFF" LED indicates that the channel is "OFF".
- B. The LED labeled "LIMITS ON/OFF" is lit if limit checking is enabled.
- C. The yellow LED positioned over the key labeled "MAINT O'RIDE" indicates whether the terminal is in maintenance

override status; the LED is illuminated if so. If the system is in Maintenance Override status, RAISE or LOWER commands issued from the Control Terminal will be ignored, and any failsafe condition will be terminated. If the system is not in Maintenance Override status, RAISE or LOWER command issued from the Remote Terminal keyboard will be ignored.

D. Tolerance Alarms

There are three red LED's which are used to indicate alarm conditions. Two of these, labeled "HI" and "LOW", are used to describe the current condition of the selected telemetry channel with respect to its limits. For example, if Channel 7 is being displayed and the current value of that channel, as calibrated, exceeds its upper limit, the "HI" LED will be lit (and flashing at 2 Hz if the alarm has not been acknowledged by pushing the "ACK" key). This, of course, is only if limit checking has been enabled.

Additionally, the LED labeled "SYS" describes the condition of the analog-to-digital conversion hardware. Each Remote Terminal, at approximately 4-second intervals, makes internal tests of various conditions, including the gain-reference and offset voltages. If any of these violate factory-set tolerances, the "SYS" LED is illuminated until the violation of tolerance ends.

4.1.4 Audible Alarm

Each front panel in an MRC-l system is equipped with an audible alarm. The alarm will sound only if it is enabled via the rearpanel socket. At Remote Terminals, the alarm is used for two functions:

 In case of a power failure where memory has not been preserved (or when starting the system for the first time), the alarm sounds to indicate the necessity to recalibrate

telemetry channels, re-assign attributes, re-enter limits, etc. (I.E., the user must reinitialize the terminal.) Pushing the Acknowledge key turns off the alarm and begins normal operation. Note that, even if the alarm is not enabled via the rear-panel socket, "ACK" must be pushed to begin normal operation.

2. If an unacknowledged alarm condition is found, the audible alarm indicates the presence of the alarm.

4.2 KEYBOARD INTRODUCTION

The MRC-1 Remote Terminal front panel has 20 keys, each with a function. A shift key is used to enable 11 additional functions. Operations on the front panel keyboard are quite similar to operations on a calculator.

The following abbreviations appear on the Remote Terminal keyboard:

Abbreviation	Meaning
STAT CLR	Status Clear
LIN	Calibrate - Linear
INV	Invert
HI LIM	Upper Limit
LO LIM	Lower Limit
	Rising`Edge Alarm
	Falling Edge Alarm
LIMS	Limits On/Off
SHFT	Shift
ACK	Acknowledge
MAINT O'RIDE	Maintenance Override

MRC-1 REMOTE TERMINAL

The MRC-1 is controlled by means of key sequences. If an erroneous or meaningless key sequence is entered, an "E" appears in the value/edit display for 2 seconds.

Examples of this:

1. "SHFT 9"

Undefined - Causes "E"

2. "LIN"

Attempt to calibrate telemetry channel without entering a value.

3. "1 Ø Ø Ø LIN"

This is normally valid, but results in an "E" if an insufficient level is applied to the telemetry input at calibration time.

4.3 VALUE ENTRY KEYS

The value entry keys are the numeric keys $\emptyset-9$, the decimal point key ("."), and the minus sign key ("-"). Some MRC-1 functions, for example, calibrating telemetry channels, demand a value. Entry of values is made possible by the numeric, sign, and point keys. If a function requires a value, the value is entered before the function key is pushed. For example, to calibrate a telemetry channel at $1\emptyset\emptyset\emptyset$ in linear mode, push:

l Ø Ø Ø LIN"

As the value is entered, it appears in the value/edit display. If a mistake is made, the value entered may be cleared by pushing the acknowledge ("ACK") Key. When "ACK" is pushed, or the sequence is

complete, the value/edit display returns to indicating the value or status of the selected telemetry channel as calibrated.

The sign key may be pushed at any time up to the final function key; for instance:

"- 1 \emptyset \emptyset \emptyset LIN" and "1 \emptyset \emptyset \emptyset - LIN"

have the same effect, both calibrating the selected telemetry channel in linear mode at -1000.

Decimal points are entered by pushing "." at the proper point in the key sequence, for instance:

"1 Ø . Ø Ø - LIN"

calibrates the selected telemetry channel in linear mode at $-1\emptyset$. $\emptyset\emptyset$.

If more than four number keys are pushed, only the last four will be used. The excess number keys are shifted off the left end of the value/edit display and are lost as new keys are pushed.

For example:

"- 1 2 3 . 4 1 Ø . Ø Ø LIN"

has the same effect as the example immediately preceding. Note that the sign is preserved during the entry.

4.4 SHIFT KEY

The shift key (at the lower right of the keypad) chooses the set of functions engraved on the metal part of the front panel rather than those inscribed on the keytops. The shift action is "Push-On/Push-Off" in nature, each push of the shift key reversing the set of functions selected.

The value/edit display visually indicates the presence or absence of a shift in a command line by a dot (similar in appearance to a

decimal point) at the far left end, to the left of the sign position.

Example to illustrate use of shift key:

"l Ø Ø Ø SHFT LIN"

calibrates the selected telemetry channel at $1\emptyset\emptyset\emptyset$ in power mode, since "POWER" is engraved on the front panel above the "LIN" key. (This will henceforth be shown in the manual as:

"1 Ø Ø Ø SHFT POWER"

using the name of the actual function selected to avoid confusion.)

As further example:

"l Ø Ø Ø SHFT SHFT LIN"

. calibrates in linear mode since the first push of the shift key selects the "UPPER CASE" power function and the second push reselects the "LOWER CASE" linear calibrate function.

4.5 FUNCTION KEYS

Function keys are always the last keystroke in a key sequence - the effect of the key sequence takes place immediately when a function key is pushed. The various remote terminal functions that are performed by each function key is defined below.

4.5.1 "CH" Channel Key

The "CH" (Channel) key is used to change the selected channel. For example, entering:

"l 7 CH"

Makes 17 the selected channel. "17" will appear in the channel display, and if analog input 17 has been calibrated its current value

will appear in the yalue/edit window. Status Channel 17 may have its latch, invert, or alarm attributes changed. Where applicable, all key sequences will apply to Channel 17.

Pushing the "CH" key with no preceding value will advance the channel by one. Continuing the above example, if we then enter:

"CH"

we will advance to Channel 18. If the selected channel is 32 entering:

"CH"

will make 1 the selected channel.

4.5.2 SITE Key

The "SITE" key is used to assign a different site number to the remote terminal than the one set at the factory or programmed at the rear of the front panel. For example, entering:

"8 SITE"

will make the remote terminal respond as Site 8 rather than its factory-assigned site number. The control terminal will then select this terminal when Site 8 is selected for display. It should be stressed that each remote terminal should have a different site number. If there are two terminals set to the same site number, the system cannot operate.

In the event of a power failure where memory has not been preserved, the remote terminal will, of course, be re-initialized to its factory-assigned site number, regardless of previous use of the site key.

4.5.3 Latch, Invert, L, Keys

The "LATCH", "INVERT", " (Falling Edge Alarm), and " (Rising Edge Alarm) functions are used to assign and remove attributes for selected status channels. Each of these functions is Push-On/Push-Off in nature. The first time the function is invoked the attribute is added, the second time it is removed, etc. The current status of each of these attributes for the selected channel is displayed on the corresponding green status LED's. For each of these functions, the status channel affected is the channel selected for display (as shown in the channel window).

The invert attribute reverses the external value applied to a status channel before it is displayed. If the external state of status Channel 1 is "OFF" and Channel 1 is assigned an invert attribute, the LED corresponding to status Channel 1 will be lit.

The latch attribute causes a status channel to remain in the "ON" condition after a rising edge (after inversion if applicable) is detected. Subsequent edges are disregarded. The status-clear function returns all latched channels to the "OFF" state until the next rising edge. Alarms and muting are invoked on the basis of status value as modified by latch and inversion.

The "____" (Falling Edge Alarm) attribute causes an alarm to occur if a falling edge is detected. Alarms are more fully described in the section describing the "ACKNOWLEDGE" function.

The "____" (Rising Edge Alarm) attribute causes an alarm to occur if a rising edge is detected. Note that if a channel has both " ____" and " ____" attributes, any edge at all will trigger an alarm.

Examples:

"INV"

reverses the current status of the invert attribute for the selected channel.

"SHFT LATCH"

reverses the latch attribute.

15

reverses the " -__ " attribute.

"SHFT ____"

reverses the "____ attribute.

"SHFT STAT CLR"

releases all latched status channel to the "OFF" state.

Numerical values preceding the function keys in these cases are meaningless, and such key sequences are rejected with an "E". For example:

"l INV"

does not invert status Channel 1, but rather results in "E" being displayed for two seconds. If Channel 1 is to be inverted, Channel 1 should first be selected using the "CH"key.

4.5.4 "LIN", "POWER" Keys

The "LIN" (linear-calibration) and "POWER" functions are used to calibrate the selected telemetry channel. Linear calibration implies that a change in the external value results in a directly proportional change in the display. For example, if 3 volts are applied to telemetry input 1, and 1 is the selected channel, and
"l Ø Ø LIN"

is entered, whenever 3 volts is again applied, " $1\emptyset\emptyset$ " will be displayed. If 1.5 volt is applied, " $5\emptyset$ " will be displayed, etc.

Power calibration is similar to linear calibration, but the change in displayed value changes as the square of the change in applied value. If 3 volts are applied as before, and

"1 Ø Ø SHFT POWER"

is entered, whenever 3 volts are applied, " $1\emptyset\emptyset$ " will be displayed, just as above. But if 1.5 volt is applied, since the applied value has been halved (multiplied X .5), "25" is displayed (since the square of .5 is .25). Similarly, if 6 volts are applied, " $4\emptyset\emptyset$ " is displayed.

"INDIRECT METHOD" calibration is also possible, by the convention of entering a negative initial value and choosing power calibration. (A negative number cannot be displayed in a power calibrated channel since no real number may be squared with the result a negative number.) "INDIRECT METHOD" calibration displays a result proportional to the values of the two preceding telemetry channels. For example, if we apply 3 volts to telemetry input 1 and 2 volts to telemetry input 2 and then select Channel 3 for display, and then enter:

"- 1 Ø Ø . Ø SHFT POWER"

Channel 3 will then be calibrated in "INDIRECT METHOD" mode. Whenever the product of levels applied to Channels 1 and 2 equals 6, $1\emptyset\emptyset.\emptyset$ " will be displayed. If we then apply 1 volt to each channel, the product is one sixth of what it was at calibration time, and so one sixth of $1\emptyset\emptyset.\emptyset$, or 16.7 is displayed,

It is good practice to calibrate telemetry inputs with as large as possible a value applied to the input. It is better to apply 5 volts and calibrate than to apply 1 volt and calibrate. This is because analog-to-digital converters return an integer number, proportional to the level applied. So lower levels cause numbers with fewer significant digits to be returned. The calculations for calibration of necessity have a larger percentage error at low values.

For this reason, the MRC-1 will not permit calibration to be made with less than about 256 millivolts applied to the telemetry input. This insures an acceptable level of accuracy. (Better, normally much better, than \emptyset .5%.) An attempt to calibrate with an insufficiently large level results in "E" being displayed for 2 seconds.

4.5.5 LOW LIM, HI LIM Keys

Each telemetry channel may be assigned an upper lmit and a lower limit. If limit checking has been enabled and the telemetry channel as calibrated is found to violate one of the limits, an alarm is initiated.

Examples:

"1 Ø Ø Ø LOW LIM"

establishes $l \emptyset \emptyset \emptyset$ as the lower limit for the selected channel.

"1 Ø 5 Ø HILIM"

establishes 1050 as the upper limit for the selected channel. The limits may be displayed by omitting to enter the value. Continuing the preceding example, pushing:

"LOW LIM"

will display "l $\emptyset \emptyset \emptyset$ for two seconds, and pushing

"SHFT HI LIM"

will display "1Ø5Ø for two seconds.

Once established, limits may be removed by entering \emptyset as the limit. Entering:

"Ø LOW LIM"

will remove any lower limit established for the selected channel. Similarly,

"Ø SHFT HI LIM"

will remove any upper limit.

If no limit has been established, " \emptyset " will be displayed as the limit when a display is requested.

This means, of course, that it is impossible to enter a limit of exactly zero, because the system interprets a limit of zero as no limit at all. This can be circumvented by entering a limit very close to zero. For example, entering:

". Ø Ø Ø l SHFT HI LIM"

makes a number very close to zero the upper limit, whereas entering:

"Ø SHFT HI LIM"

will make a "HIGH LIMIT ALARM" on the selected channel impossible, and is equivalent to no limit at all.

4.5.6 LIMS Key

Limit checking is enabled and disabled via the "LIMS" key. This key operates in a push-on/push-off manner, the first push enabling

limit checking, and the next push disabling limit checking. The current status is indicated by the "LIMITS ON" LED.

4.5.7 MAP Key

The MRC-1 Remote Terminal may administer up to 64 command outputs. To use these, each command output must first be associated with a channel. This process is called "MAPPING", and is normally done when the system is set up. Once "MAPPED", command outputs are activated by pushing the "RAISE" or "LOWER" keys while the appropriate channel is selected.

For example, suppose we select Channel 10 and enter:

"1 SHFT MAP RAISE"

("MAP" is the upper case of the "." key.) Then henceforth, whenever we select Channel 10 and push "RAISE", command output line "1" will be activated for as long as the key is pushed.

Now suppose we enter:

"2 SHFT MAP LOWER"

Similarly, whenever we select Channel 10 and push lower, command output "2" will be activated. Each channel may have two command outputs "MAPPED" to it in this manner. The mapping is removed by entering "Ø" as the command output number. Entering:

"Ø SHFT MAP RAISE"

will cause the "RAISE" key to have no effect. Likewise:

"Ø SHFT MAP LOWER"

will cause the "LOWER" key to become undefined.

Mapping may be displayed as follows: Entering:

MAP RAISE" "SHFT

will display the number of the command output that is assigned to the raise key, and:

"SHFT MAP LOWER")

will display the number of the command output that is assigned to the lower key. In cases where no mapping has been established, " \emptyset " will be displayed.

Above, we described momentary operation where pushing the "RAISE" or "LOWER" key causes a command output to be activated but only for as long as the key is pushed. Another mode is possible: "LATCH-ING" operation. In latching operation, one command output is assigned to a channel; pushing the "RAISE" key activates the command output to the on condition, and pushing the "LOWER" key turns the command output off.

Latching channels are established by specifying the same command output as both "RAISE" and "LOWER" outputs. For example, if we select Channel 11 and enter:

"3 SHFT MAP RAISE" followed immediately by

"3 SHFT MAP LOWER" then the command output 3 will be established as a latching command output for Channel 11.

As the final keystroke ("LOWER") is entered, the LED over the lower key is lit to indicating the latching channel is off. Pushing "RAISE" will turn the channel on and light the LED over the "RAISE" key.

Latching command channels are removed by entering \emptyset , exactly as is done for momentary channels. So:

"Ø SHFT MAP RAISE" followed immediately by:

"Ø SHFT MAP LOWER" will turn off the latching command output and will cause the "RAISE" and "LOWER" keys for the selected channel to again be undefined.

The above text has described the procedure to assign a command output channel. Command outputs that are used in the momentary mode may be assigned to more than one channel. This is particularly advantageous when a single control function - say a final amplifier controller - affects several measured parameters plate voltage, plate current, and measured power output. If these parameters were assigned to Channels 6, 7, and 8 respectively, and command output 4 connected to cause the power controller to increase, with command output 5 causing a decrease, then you can assign the command output 4 and 5 to each of the Channels 6, 7, and 8. To complete key sequence to accomplish this assignment is:

6 CH4 SHIFT MAP RAISE 5 SHIFT MAP LOWER CH SHIFT MAP RAISE 4 5 SHIFT MAP LOWER CH SHIFT MAP RAISE 4 5 SHIFT MAP LOWER

Then, regardless of which of the three channels is selected for display of the telemetry value, activating the RAISE or LOWER keys will cause the power controller to function appropriately.

4.5.8 MUTE Key

The "MUTE" function is used to enable and disable limit checking on the individual telemetry channels, under the control of a status input. Suppose we select Channel 9 and enter:

"3 Ø SHFT MUTE"

then, Status Channel 30 will control limit checking on telemetry Channel 9. Whenever Status Channel 30 (after latching and inversion, if specified) is OFF, limit checking on telemetry Channel 9 will cease.

When Status Channel 30 LED goes ON again (after latching and inversion, if specified), limit checking resumes after a four-second delay.

In this manner, any telemetry channel may have any status input assigned to it as a mute channel.

A mute channel may be removed by entering \emptyset instead of a valid. status channel number; i.e., entering:

"Ø SHFT MUTE"

will cause the selected channel to have its mute assignment removed.

Mute assignments may be displayed by entering:

"SHFT MUTE"

If no mute assignment has been made for the selected channel, " \emptyset " will be displayed.

Note that it is possible to assign more than one telemetry channel to a single status input for muting purposes. All of the telemetry

channels for the main transmitter can be assigned to one status input that indicates the main transmitter is operational, and all telemetry channels for a backup transmitter assigned to a second status channel that indicates the backup transmitter is operational. Telemetry channel alarms will then only occur when the corresponding transmitter is operational. Depending upon how the status inputs are derived from the transmitter, you may want to have an alarm indicated by the change of state of the status channels themselves. I.E., it is possible through the use of the mute function and the manner in which the status used to operate the mute function to have a transmitter fail and no alarm indication. Because of the wide varity of transmitters in use, it is not possible to give specific details. The user must select his best method of incorporating this function.

4.5.9 ACK Key

The "ACK" (acknowledge) key is used to clear alarms. At the remote terminal, the following conditions cause alarms:

- A status channel with "falling edge" attribute experiences a falling edge.
- A status channel with "rising edge" attribute experiences a rising edge.
- o An analog channel violates its lower limit.
- o An analog channel violates its upper limit.
- o The fail-safe time-out period has been intiated.
- o The fail-safe time-out period has expired.

When an alarm occurs, the audible alarm sounds (if it has been enabled via the rear-panel socket) and the channel display flashes to indicate

the alarm. This will continue until "ACK" (acknowledge) is pushed.

Once "ACK" has been pushed, the system automatically selects the channel where the alarm condition was detected. (If several alarms have occurred, the channel where the first alarm occurred is selected.) The alarm-causing condition may now be observed on the indicator LED's as follows"

- o If a status alarm has occurred, the appropriate status LED will be flashing at 2 Hz.
- o If a telemetry input has gone below its upper limit, the "LOW" LED will be flashing at 2 Hz.
- o If a telemetry input has risen above its upper limit, the "HI" LED will be flashing at 2 Hz.

The second push of the "ACK" key clears the alarm, causing the flashing to end.

For example, suppose Channel 10 is selected when telemetry Channel 3 falls below its lower limit. First the audible alarm sounds if it has been enabled, and the channel display starts flashing to indicate the presence of the alarm. To examine the alarm, push "ACK". Then the sonalert is switched off and the system selects Channel 3. We see the "LOW ALARM" LED flashing at 2 Hz, indicating that the alarm arose because Channel 3 fell below its lower limit. Pushing "ACK" again causes "LOW ALARM" to cease flashing. If the low limit is still being violated, the LED will remain steadily on; if it has risen back within limits, the LED will go off.

Suppose a little later, status Channel 6, which has been given a falling edge alarm attribute, changes from "ON" to "OFF". Then the sonalert will again come on, and the channel display will again flash. After pushing "ACK", the audible alarm is switched off, the

MRC-1 REMOTE TERMINAL

4-23

system selects Channel 6, and the LED displaying Status Channel 6 may be observed flashing at 2 Hz. When "ACK" is pushed the second time, the flashing ceases.

To summarize, each alarm is cleared by pushing "ACK" twice. The first push turns off the audible alarm, changes channels, and displays the alarm condition via flashing lights. Acknowledged limit violations continue to be displayed via steadily-ON (not flashing) LED's, until the telemetry value has returned within limits (or limit checking is disabled, or mute status begins).

4.5.10 Lamp Test

The Lamp Test function tests the LED's and the seven-segment displays on the front panel. "LAMP TEST" is a push-on/push-off function - the first push begins the test; the second push ends it.

4.5.11 Maintenance Override

The Maintenance Override function is used to establish local control of the Remote Terminal. If the system is not in Maintenance Override mode, raise and lower commands from the Remote Terminal are disabled.

Conversely, if the system is in Maintenance Override mode, raise and lower commands from the Control Terminal are inhibited and any failsafe condition is discontinued.

Maintenance Override status is invoked and ended by the "MAINT O'RIDE" key. Current Maintenance Override status is indicated by the LED over the function key. If the system is in a Maintenance Override status, the LED will be lit.

4.6 FAILSAFE FUNCTIONS

MRC-1 Remote Terminals provide a "FAILSAFE" output as required in broadcast applications. The failsafe output is activated 45 seconds after signals from the Control Terminal cease ("CONTROL FAILSAFE"). The failsafe output is ended immediately on receipt of a valid message from the Control Terminal, or when maintenance override mode is entered.

In FCC television broadcasting applications, a second type of "FAILSAFE" output is required: If aural plate voltage, aural plate current, aural power output, or visual power output metering vanish for an one hour period, a failsafe output is required ("TELEMETRY FAILSAFE").

A telemetry failsafe is also required if the Remote Terminal is unable to communicate with the Control Terminal for an one hour period.

At the MRC-1 Remote Terminal, there is a single failsafe output which is activated for either or both types of failsafe.

"TELEMETRY" failsafe will occur only if certain key sequences activating it have been entered. These will be demonstrated by example:

Suppose Telemetry Input 13 is aural plate voltage, input 15 is aural plate current; input 17 is aural power output, and input 25 is visual power output. We may initiate failsafe monitoring of these four channels by the following four key sequences:

"1 3 SHFT 1"

This specifies that Telemetry Channel 13 shall be monitored as the first telemetry failsafe channel.

"1 5 SHFT 2"

This specifies that Telemetry Channel 15 shall be monitored as the second telemetry failsafe channel.

"1 7 SHFT 3"

This specifies that Telemetry Channel 17 shall be monitored as the third telemetry failsafe channel.

"2 5 SHFT 4"

This specifies that Telemetry Channel 25 shall be monitored as the fourth telemetry failsafe channel.

All four telemetry failsafe channels having been established, monitoring commences, and should less than about 256 mV be observed at any of the four specified telemetry inputs, the one-hour countdown will begin.

Telemetry failsafe channels may be removed and displayed in a manner exactly analogous to muting, limits or mapped commmand channels; therefore:

"Ø SHFT 1"

removes the first telemetry failsafe channel and ends failsafe monitoring. Similarly:

"Ø SHFT 2" "Ø SHFT 3" "Ø SHFT 4"

remove the other channels.

Entering "SHFT 1", "SHFT 2", "SHFT 3", "SHFT 4" will display those telemetry fails afe channels which have been established previously, or " \emptyset " if none has been established. If any or all of

the four telemetry failsafe channels have not been established, then telemetry failsafe is inhibited, and only control failsafe is possible.

Selecting "CHANNEL ZERO" will result in a display of the remaining time until failsafe in the VALUE-EDIT window, i.e., entering

"Ø CH"

will cause the remaining time to be displayed. This will, of course, normally be "60", indicating that all is well. Should telemetry failsafe be inhibited, "CHANNEL ZERO" may not be selected; "E" will be displayed if this is attempted.

In the event of any kind of failsafe, all command outputs are inhibited. As described above, putting the terminal into Maintenance Override status ends all failsafe conditions and re-enables command outputs.

When Maintenance Override mode is ended, all timers are reset, so there is once again a 45-second wait until control failsafe and an one-hour wait until telemetry failsafe, regardless of past conditions at the Remote Terminal. In addition, should all four telemetry failsafe channels vanish, then telemetry failsafe is ended.

4.7 MRC-1 REMOTE REFERENCE DATA

The following is a condensed description of MRC-l Remote Terminal key sequences and functions for quick reference purposes.

SELECT NEW CHANNEL:	Х	Х	CH
ADVANCE ONE CHANNEL:			CH
SELECT NEW SITE:	Х	SI	TE
INVERT/DEINVERT STATUS CHANNEL:]	NV

SHFT LATCH LATCH/UNLATCH STATUS CHANNEL ADD/REMOVE FALLING EDGE ALARM SHFT ADD/REMOVE RISING EDGE ALARM RELEASE ALL LATCHED CHANNELS SHFT STAT CLR CALIBRATE, LINEAR MODE X X X X LIN CALIBRATE, POWER MODE X X X X SHFT POWER (Sign of X X X X must be positive) CALIBRATE, INDIRECT MODE: - X X X X SHFT POWER (Sign of X X X X must be negative) Display will be proportional to product of two preceding channels. Channels 1 and 2 may not be calibrated in this mode. ESTABLISH LOWER LIMIT: X X X X LOW LIM (Point position of limit need not match point position of calibration) DISPLAY LOWER LIMIT LOW LIM REMOVE LOWER LIMIT Ø LOW LIM ESTABLISH UPPER LIMIT: X X X X SHFT UPPER LIM (Point position of limit need not match point position of calibration) SHFT UPPER LIM DISPLAY UPPER LIMIT: REMOVE UPPER LIMIT: Ø SHFT UPPER LIM ENABLE/DISABLE LIMIT CHECKING: LIMS ESTABLISH RAISE CHANNEL: X X SHFT MAP RAISE SHFT MAP RAISE DISPLAY RAISE CHANNEL: REMOVE RAISE CHANNEL: Ø SHFT MAP RAISE ESTABLISH LOWER CHANNEL: X X SHFT MAP LOWER DISPLAY LOWER CHANNEL: SHFT MAP LOWER REMOVE LOWER CHANNEL: Ø SHFT MAP LOWER

ESTABLISH LATCHING COMMAND CHANNEL: (Where X X in both lines is the channel to be made latching)	X X	X X	SHF SHF	T T	MAP MAP	RAISE LOWER
RAISE:						RAISE
LOWER:						LOWER
TURN ON LATCHING COMMAND CHANNEL:						RAISE
TURN OFF LATCHING COMMAND CHANNEL:						LOWER
ESTABLISH MUTE CHANNEL:			X	X	SHFT	MUTE
 A. Mute condition occurs when mute channel is "OFF" (after latch and invert, if applicable.) B. No limit checking during mute condition or for 4 seconds thereafter. 						
DISPLAY MUTE CHANNEL					SHFT	MUTE
REMOVE MUTE CHANNEL:			J	ð,	SHFT	MUTE
 ACKNOWLEDGE ALARM: A. First push displays channel number and condition, silences audible alarm. B. Second push ends flashing alarm indication. C. In the case of limit violations, steadily-on alarm indication will persist until: analog value is back in bounds; or, mute status begins; or, limit checking is disabled. 					AC	K ACK
BEGIN LAMP TEST:					LAMP	TEST
END LAMP TEST:					LAMP	TEST
BEGIN MAINTENANCE OVERRIDE: A. Ends any failsafe condition. B. Inhibits any RAISE/LOWER commands from control end.			MZ	ΥT]	NT O	'RIDE
END MAINTENANCE OVERRIDE A. Resets failsafe timers. B. Inhibits commands from remote end.			MZ	AI1	NT O	'RIDE
ESTABLISH TM FAILSAFE CHANNEL N: (N=1 to 4)				Х	X S	HFT N

4-29 MRC-1 REMOTE TERMINAL

Telemetry failsafe takes place if the analog value on any established telemetry failsafe channel remains below about 0.3 yolts for 1 hour, or the Control Terminal fails to receive transmissions from the Remote Terminal for 1 hour. Telemetry failsafe ends if all four telemetry failsafe channels fall to zero.

DISPLAY TM FAILSAFE CHANNEL N:

REMOVE TM FAILSAFE CHANNEL N:

SHFT N Ø SHFT N

MISCELLANEOUS:

Control failsafe takes place if a Remote Terminal receives no successful communications directed to it for 45 seconds.

Alarms are disabled for $1\emptyset$ seconds after reset.

CALIBRATION OVERFLOW DISPLAY:

A/D SATURATION DISPLAY (6144 COUNTS)

EEEE

MRC-1 REMOTE TERMINAL

4-30

5.0 INSTALLATION

5.1 INTRODUCTION

The purpose of this section is to provide installation details for the MRC-1 Remote Terminal. It also provides other data should the user expand or otherwise modify the system in the future.

CAUTION

ALWAYS REMOVE POWER FROM THE TERMINAL AND DISCONNECT THE BATTERY WHENEVER PRINTED CIRCUIT MODULES ARE REMOVED OR REPLACED IN THE UNIT. FAILURE TO OBSERVE THIS CAUTION MAY CAUSE DAMAGE TO ONE OR MORE MODULES.

5.2 PHYSICAL INSTALLATION

The MRC-1 is designed for industry standard RTMA rack mounting. It is suggested that the Remote Terminal be mounted in the rack at approximately 65 inches height for best operation accessibility. With the power supply shipping screw removed, insert the terminal in the rack or cabinet and install $10/32 \times 1"$ screws with fiber washers through the oval holes in the chassis flanges. Torque screws firmly to provide a secure mounting. Once installed in the rack, all assemblies that normally require service can be removed without removing the chassis from the rack. The extender board is stowed to the left of the power supply. The flat ribbon cable between the front panel and CPU card may have to be disconnected to remove the extender board. At this time, remove the extender board and store in another location at the Remote Terminal site in order to provide maximum ventilation to the Terminal.

5.3 PHONE LINE CONNECTION - 4-WIRE

If you are using a 4-wire interconnect service, the pair of wires

MRC-1 REMOTE TERMINAL 5-1 Rev. 10 Nov. 1980 to the Control Terminal is connected to terminals 4 and 6 of the Modem Telco Interface card (third from right assembly at rear of unit). The pair from the Control Terminal is connected to terminals 1 and 3. Note that the Modem Telco Interface contains fuses mounted internal to the card. Should you suspect that, as a result of lightning strike, the phone lines have been hit, remove the two screws securing the Modem Telco Interface card and check and/ or replace fuses, as required.

5.4 PHONE LINE CONNECTION - 2-WIRE

If you are using a two-wire interconnect arrangement, place a short jumper between terminals 2 and 4. Then, connect the telephone line to terminals 1 and 5 of the Modem Telco Interface card. See the preceding paragraph for lightning protection fuses.

5.5 FM SUBCARRIER INTERCONNECT

BNC connector J3 is the output of the Remote Terminal and is connected to the equipment over which the subcarrier signal will be transmitted. A BNC connector J2 is used for the subcarrier data being received from the Control Terminal. Note that the components of the subcarrier interface module are frequency dependent. Should your requirements for subcarrier frequencies change in the future, some changes in component values may be required. The component values for various bands of subcarrier frequencies are detailed in Section 8 for the subcarrier interface card, if ordered as part of the system.

5.6 MIXED COMMUNICATIONS

If the system is ordered with mixed communications functions; i.e., telco in/subcarrier out, or telco out/subcarrier in, the connection procedure is similar to that outlined for the previous methods

MRC-1 REMOTE TERMINAL 5-2 Rev. 9 June 1980 of communications link interconnection. The subcarrier function (either in or out, as appropriate) is a BNC connector while the telephone circuit is a terminal block connection.

5.7 AUDIBLE ALARM

The control of the audible alarm of the Remote Terminal is accessed through pins 5 and 6 of Jl on the CPU interface card (right module viewed from rear of chassis).

Several alternatives are available to the user. The simplest is to jumper pins 5 and 6 on the connector. In this case, the audible alarm will always be activated when an alarm condition is detected. In the event that the Remote Terminal is located in a studio booth, it is possible to have external control of the audible alarm so that it will be muted when a mike is active if those facilities are available in the studio. Figure 5.1 indicates a typical arrangement of muting the alarm when mikes are active.



RY IS NO WHEN MIKE IS ACTIVE.

RY IS NO WHEN NO MIKES ARE ACTIVE.

FIGURE 5-1 AUDIBLE ALARM CONNECTIONS

The relay contact (supplied by user) is assumed to be N.O. when any mike is active and N.C. when no mikes are active. The signal labeled to EXTERNAL INDICATOR may be used to operate a usersupplied indicator for an alarm indication.

NOTE: The "ALARM DRIVE" and "INT ALARM" connections are each associated with a trace which runs across the C.P.U. Interface Board, through the Mother Board, across the C.P.U. Board and eventually terminates at the Alarm Driver on the front panel.

> Because these connections are generally used at a studio location, and seldom in an R.F. environment, no filtering was included for them.

Considering the susceptibility of any digital logic system to R.F. spikes, it is our suggestion that all MRC-1 customers who use these connections for remote alarms or remote alarm enable switches in an R.F. environment should incorporate a small LC filter in order to isolate the MRC-1 from R.F. interference. It will be easiest to do this by locating the inductors and capacitors near the female plug on the cable when the cable for this jack is made up. Below is a diagram of the procedure to follow.



MAI Part Numbers: 14-287.25, 4020343, Inductor R.F. 6.80 μH 05-397.25, 4310207, Capacitor .1 μF/50 V 20%

MRC-1 REMOTE TERMINAL Rev. 5 January 1981

5.8 EXTERNAL BATTERY

The Remote Terminal normally requires the use of an external battery to maintain the contents of memory in the event of a power failure. The battery is supplied to maintain memory contents for a period of time during a power failure (not complete terminal operation, however). To connect the battery, first attach the battery holder to the chassis, insert battery and connect the terminals in accordance with Figure 5.2. Batteries are always shipped disconnected to prevent discharge during transit. The positive (+) battery terminal is connected to the red binding post terminal and the negative (-) is connected to the black binding post.

The user may use other batteries in place of the one supplied. In this case, the maximum voltage that may be applied to the terminal posts is 7.0 volts. The nominal design voltage is 6.0 volts, with a float charge of 6.7 volts and a maximum float charge current of 75 ma. If you use an external battery and charger, the charger voltage <u>must never</u> exceed 7.0 volts and must be filtered with no more than 10 mV ripple.

MRC-1 REMOTE TERINAL

5-5



FIGURE 5-2 BATTERY INSTALLATION REMOTE TERMINAL

MRC-1 REMOTE TERMINAL 5-6

~

5.9 SITE SELECTION

It is necessary to program the Remote Terminal with the number of the site for the terminal. It is assumed that sites are numbered sequentially from 1 to N where N is the last site number with no numbers skipped. Note that early production units use a soldered diode matrix instead of the switches. Refer to Figure 5.3 for location and connection chart.

The switches are set as shown in the table below for the number of sites in the system:

SITE

SWITCH POSITIONS

	1	2	3	4
1	OFF	OFF	OFF	OFF
2	ON	OFF	OFF	OFF
3	OFF	ON	OFF	OFF
4	ON	ON	OFF	OFF
5	OFF	OFF	ON	OFF
6	ON	OFF	ON	OFF
7	OFF	ON	ON	OFF
8	ON	ON	ON	OFF
9	OFF	OFF	OFF	ON

MRC-1 REMOTE TERMINAL Rev. 9 June 1980 5-7





DIODES INSTALLED (Diodes are 1N270 or equivalent)

SITE	SAL	SA2	SA3	SA4
1	None	None	None	None
2	Diode	None	None	None
3	None	Diode	None	None
4	Diode	Diode	None	None
5	None	None	Diode	None
6	Diode	None	Diode	None
7	None	Diode	Diode	None
8	Diode	Diode	Diode	None
9	None	None	None	Diode

FIGURE 5.3

SITE IDENTIFICATION DIODES (Early Production Units Only)

MRC-1 REMOTE TERMINAL

5-8

5.10 FAIL SAFE

The fail-safe output is controlled by a relay capable of switching a load of up to 24 VDC at currents of up to 1 ampere. During normal operation the relay will close a connection between pins 3 and 4 of the rear connector on the CPU Interface Board. When MRC-1 power is removed or a fail-safe condition occurs, the relay will open. Figure 5-4 illustrates a typical application of the fail-safe output.

Inductive loads (relay coils, etc.) should have a "clamping" diode wired across them to inhibit negative voltage spikes. External relays should be used when it is desired to switch to greater loads (or AC loads which must have a Series R $(100\Omega)/C$ (lµf) network across them).

These relays may also be interfaced with transistor-transistor logic (TTL) digital circuits. The relay contacts should be wired so that one side is referenced to the digital common (ground), and the other relay contact to the digital input. A pull-up resistor may be necessary, and it is advisable to wire a 1 μ f capacitor and 100 ohm resistor (in series) across the relay output to suppress contact bounce. For further details, refer to Section 8, CPU Interface.



FIGURE 5-4

TYPICAL FAIL SAFE OUTPUT

MRC-1 REMOTE TERMINAL Rev. 10 November 1980

5.11 MAINTENANCE OVERRIDE

An external indicator is provided in the form of a relay to provide remote indication that the Remote Terminal has been placed in the Maintenace Override mode of operation. This indication is normally used to illuminate a light near the exit of the transmitter room to warn the operator the Remote Terminal has been left in the Maintenance Override Mode. When in the Maintenance Override mode, no commands are accepted by the Remote Terminal from the Control Terminal; hence, you may save yourself a trip to the transmitter site by getting into the habit of removing the Remote Terminal from the Maintenance Override mode before you leave. There is no way to exercise this function from the Control Terminal, You may use a relay or TTL logic for indirect control of the lamp, in which case the wiring illustrated for the fail-safe output can be followed (Figure 5-4), except terminals 1 and 2 of J1 are used. A small lamp may be driven directly, as illustrated in Figure 5-5.



5 - 10

FIGURE 5-5 TYPICAL MAINTENANCE OVERRIDE CONNECTION

MRC-1 REMOTE TERMINAL Rev. 10 Nov. 1980

5.12 INPUT/OUTPUT CONNECTORS

The connectors for telemetry (analog), status and commands may now be wired up. A definite wiring pattern has been established for the telemetry (analog) input, TTL status input, optically isolated status input, open collector command output, and the optically isolated command output printed circuit modules through both the filtered and unfiltered interface cards. The most positive voltages of the 16 inputs or outputs are wired consecutively from pins 1 through 16. The negative (or ground return) input or output is wired consecutively from pins 20 through 35. This allows twisted pairs to be used as connections to the modules to reduce external field noise pickup and, at the same time, allows a simple pattern to the connection with the two leads at a slight diagonal on the connector. Proper grounding and shielding techniques should be followed throughout.

For those applications requiring control of high voltage or AC power, a relay isolated command output option is available. The connection from the relay panel to a command output module through an interface card has been pre-wired and only requires it be plugged in.

5.3 INSTALLATION COMPLETION

This completes installation of a Remote Terminal. Power may now be applied to the terminal. Depress the "ACK" key on the Remote Terminal front panel in order to clear the "cold start" condition which occurs whenever power is applied to the Remote Terminal after the contents of memory have been lost. You will observe the three power indicator LEDs on the internally-mounted CPU board illuminate. After a short period, the Reset LED on the CPU board will go out. After a short delay (less than 1 second), the Output and Input LEDs on the modem board should begin to flicker indicating that data is being sent and received. The modems are factory

5-11

MRC-1 REMOTE TERMINAL Rev. 10 May 1980 adjusted for +0.0 dBm output level and a -16.0 dBm receive level. Should the actual levels of your system be radically different, some adjustment of the send and receive levels may be required. Refer to Section 8 for wireline modem and/or subcarrier modem adjustments. External loads if run from DC must have a damping diode across them (e.g. DC relay coil). Connect the diode so that it will normally not conduct. External loads, if AC, must have a series R.C. network across them. (Values of 1 μ f and 100 Ω are suggested.)

At this point, you may enter command sequences at the keyboard to calibrate telemetry (analog) channels, observe and set up status channels, and to set up command outputs.

For the user's convenience, a set of tables (Tables 5-1, 5-2, and 5-3) are provided that allow the user to record the manner in which he has set up the Remote Terminal. You may reproduce these forms as required for your purposes.

Each of the 32 telemetry channels is indicated on the left side of each table and, when completed, they will provide the user a guide for future reference as to how the Remote Terminal was set up. Most column headings are directly related to the set up functions outlined in Section 4 of this manual. The columns labeled "+ Input" and "- Input" are filled in to indicate the connector pins at the interface card. For the command outputs, since the output is mapped to the telemetry channel, the terminals actually connected must be inserted by the user. In Table 5-1, the column labeled "TYPE" is for the type of calibration; i.e., linear (L), power (P), or indirect (I).

MRC-1 REMOTE TERMINAL Rev. 10 November 1980

		TELEMETRY	(ANALOG) DAT.	A				
TELE- METRY CHANNEL	DESCRIPTION OF VALUE MEASURED	TYPE L,P,I	NOMINAL CALIBRATION	HIGH LIMITS	LOW LIMITS	MUTED BY STATUS	+ INPUT	- INPU
1							1	20
2		1					2	21
3			,				3	22
4							4	23
5							5	24
6					-		6	25
7					1		7	26
8		· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·			8	27
9							9	28
10							10	29
11							11	30
12							12	31
13							13	32
14							14	33
15							15	34
16	· · · · · · · · · · · · · · · · · · ·		1				16	35
17							1	20
18							2	21
19							3	22
20							4	23
21						1	5	24
22							6	25
23							7	26
24							8	27
25	×						9	28
26							10	29
27	1						11	30
28							12	31
29							13	32
30							14	33
31							15	34
32							1 16	35

TABLE 5-1

TELEMETRY (ANALOG) DATA TABLE

STATUS DATA

TELE- METRY CHANNELS	DESCRIPTION OF SOURCE OF STATUS	INVERT	LATCH	ALARM	ALARM	+ INPUT	- INPUI
	YFIL					1	20
2	- HV					2	21
3	Body		X			3	22
4	Boan		X			4	23
5	VSWR		X			5	24
6	CAV AIR.		X			6	25
7	H.V. ARC					7	26
8	FLOW					8	27
9	AHL					9	28
10	НА					10	29
11	Body		X			11	30
12	Beam					12	31
13	H.Y. ARC		×	····		13	32
14	PL DW					14	33
15						15	34
16				4		16	35
17						1	20
18						2	21
19						3	22
20.						4	23
21						5	24
22						6	25
23					· · · · · · · · · · · · · · · · · · ·	7	26
24						8	27
25						9	28
26				-		10	29
27						11	30
28						12	31
29	PWR TRANSFOR SWITCH			×		13	32
30	Air					14	33
31	Door			X		15	34
32	Door			×		16	35

TABLE 5-2

STATUS DATA TABLE

TELE-		RAISE COMMAND				LOWER COMMAND	1	
METRY	OUTPUT (FUNCTION PERFORMED	1 +	- 1	OUTPUT	FUNCTION PERFORMED	+	-
CHANNEL	NUMBER		OUT	OUT	NUMBER		OUT	OUT
							0	
1								
2								
3								
4						· · · · · · · · · · · · · · · · · · ·		
5								
		1						
8						,		
- 10								
10								
11					· · · · · ·			
12						and the second sec		
13								
14			1					
15								
17								
18								1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1
19								-
20								
21								
22			-					
23								
24								
25								
26								
27							- X-	
28								
29								
30								
31								
32								

TABLE 5-3

COMMAND OUTPUT TABLE

MRC-1 REMOTE TERMINAL

t.

6.0 HARDWARE/SOFTWARE OVERVIEW

6.1 INTRODUCTION

The purpose of this section is to provide the user with a general overview of the hardware and software of the MRC-1 Remote Terminal. It is not a detailed explanation of microprocessors, but rather, the basic design concepts incorporated into the MRC-1. The user is referred to many excellent texts on microprocessors including M6800 Microcomputer System Design Data, published by Motorola, Inc.

Figure 6-1 is a block representation of the major components of an MRC-1 Remote Terminal. The chassis houses the assemblies. A mother board is located approximately three quarters of the way back from the front of the terminal. The functional cards (i.e., CPU, memory, modem, options, etc.) plug into the mother board from the front.

The user's connection to a functional card occurs through an interface card that plugs into the rear of the mother board. The interface card provides the physical connectors, terminals or barrier strips to which the user makes his connection. In some cases, there can be several interface cards that can be associated with a given functional card. For example, a modem card can have one of four interface cards depending upon the type of communications circuit. In other cases, the same interface card can serve several functional cards. As an example, the Filtered Interface card is normally used with the Telemetry (Analog), Status and Command cards.

The mother board provides;

- o power distribution to all cards,
- o interconnection between functional and interface cards,

MRC-1 REMOTE TERMINAL 6-1 Rev. 9 June 1980



FIGURE 6-1 REMOTE TERMINAL BLOCK DIAGRAM

o and distribution of control, data, and address busses to the functional cards.

All modules and subassemblies, except for the mother board, are removable without disassembling the chassis.

6.2 BUS ARCHITECTURE

The MRC-1 is designed using a bus structure which allows flexible configuration changes. Fifty control signals and power lines are bussed to each card slot. Cards are accessed by digital words on the address bus and do not require an absolute physical slot to be assigned for each card. An exception to this rule is the CPU card, which must always be plugged into the first slot to obtain an AC power sample for the real-time clock and power fail circuits.

Each printed circuit card edge connector has 100 pins. The even pins contain the common bus signals. The odd pins are used to communicate via interface cards to the external world through the rear panel. To prevent confusion, the even wire-wrap pins are sheared off during manufacturing, leaving only the odd pins for card input/output connections. Signal assignments for the connector pins are shown in Table 6-1.

Note that signal ground, +5, +15, and -15 voltages are available to both functional and interface cards.

6-3

TABLE 6-1

MRC-1 BUS ARCHITECTURE

PIN	NAME	DESCRIPTION
1,2,3,4	GROUND	System common signal ground
5,6	PLUS 15V	Positive 15V supply Remote 1.5 amps capacity Control .8 amps capacity
7,8	NEGATIVE 15V	Negative 15V supply Remote 1.5 amps capacity Control .8 amps capacity
9,10	STANDBY 5V	5-volt supply back up by an external battery
12 14 16 18 20 22 24 26	DØ D1 D2 D3 D4 D5 D6 D7	Bidirectional 3-state data bus is used to transfer data between the microprocessor, its peripher- als and memory
28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58	AØ Al A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15	16-pin address bus Both memory and input/output devices are addressed using these lines.
60	*RESET	This active low input is used to reset and start the microprocessor

PIN	NAME	DESCRIPTION
		from a power down condition, re- sulting from a power failure or an initial start-up of the pro- cessor. The signal is generated by the CPU interface card and is used to reset functions in the CPU and various cards that have reset capability.
62	Е	l MHz clock signal used to syn- chronize all system functions
64	R/*W	This output signals the peripherals and memory devices whether the CPU is in the READ (High) or WRITE (Low) state. The normal standby state of this signal is READ.
66	VMA	Valid Memory Address. This output from the CPU card indicates to peripheral devices that there is a valid address on the bus.
68	PRE	Input/Output Preselect. This line is high when the input/output de- vice address space is accessed.
70	RTC	Real Time Clock. A 50 or 60 Hz signal derived from the AC power line and used as a timing signal.
72	*DMA	Direct Memory Access. When this signal goes low, the CPU card re- leases control over the address bus.
74	BA	Bus Available. This signal will normally be in the low state; it will go to a high state to indi- cate that the microprocessor has stopped and the address bus is available. This will occur if the processor is in a HALT state, or if a WAIT instruction is en- countered by the microprocessor.

6-5
TABLE 6-1 (continued)

PIN	NAME	DESCRIPTION
76	*HALT	When this signal is in the low state, all microprocessor acti- vity will be halted. In the HALT mode, the microprocessor will stop at the end of an in- struction, Bus Available will be at a high state, Valid Memory Address will be at a low state.
78	BAUD	19230 Hz square wave used to set the baud rate of ACIA's (Asyn- chronous Communications Inter- face Adapters). Data rates of 1200 or 300 baud are possible using this clock.
80	*INTØ	Lowest Priority
82	*INTL	Active low prioritized interrupts.
84	*INT2	When one of these lines goes to a low state, the microprocessor
86	*INT3	suspends its normal operation
88	*INT4	and begins servicing an interrupt routine. A higher priority rou-
90	*INT5	tine takes precedence over a
92	*INT6	lower priority.
94	*INT7	Highest Priority
96	*NMI	Non-Maskable Interrupt When this line is pulled to a low state, the processor completes its current instruction and then bran- ches to an interrupt routine. Interrupt cannot be disabled by setting a mask bit.
97 thru 100	PLUS 5V	Positive 5V power supply Remote: 6 amps Control: 3 amps

MRC-1 REMOTE TERMINAL

6.3 SOFTWARE OVERVIEW

When power is restored to a Remote Terminal, there are two things that could have occurred. First, memory could have been lost because of an extended power interruption. If this condition is detected by the software, it is assumed that the Remote Terminal must be recalibrated prior to any use. This requires manual intervention. An alarm condition exists and must be acknowledged by an operator at the Remote Terminal before recalibration can proceed. During this period, the software determines the identification number of the Remote Terminal by reading the switches on the rear of the front panel. Note that each Remote Terminal must have a unique address.

If the Remote Terminal did not lose its memory data as the result of a power failure, a brief internal re-initialization cycle occurs where the software determines the number and type of modules that are in the Remote Terminal. This allows the user to add additional modules within the design capabilities at any time. Power must be turned off <u>and the battery disconnected</u> before removing or inserting printed circuit cards. When power is restored, the software takes inventory of what is currently available and adjusts its internal record keeping accordingly.

As the user performs setup key sequence functions, the data from the key sequence, i.e., telemetry (analog) calibration factors, limits, etc., are retained in the Remote Terminal memory. This data may be recalled by other key sequences either from the Remote or Control Terminals. The point to note is that all factors that affect a Remote Terminal are retained at that Remote Terminal.

Once the Remote Terminal is active, it is always listening to the communications circuit for a message addressed to itself from the Control Terminal. This is called a polling message. In response

MRC- REMOTE TERMINAL Rev. 10 Nov. 1980

to the poll, the Remote Terminal sends a brief answer indicating whether or not an alarm condition exists at the Remote Terminal. For convenience of operation, the software in the Remote Terminal allows the Control Terminal user and the operator of the front panel independent display of all data concerning the Remote Terminal. The Control Terminal operator may view any telemetry channel at the same time the Remote Terminal user is displaying any other or the same telemetry channel. There is one function the Maintenance Override - which can be activated at the Remote Terminal to disable command activation from the Control Terminal. However, all other display functions at the Control Terminal are enabled.

Telemetry (analog) data is acquired in a cyclic sequence from the analog-to-digital (A/D) converters. When an A/D completes one conversion, the input number is incremented and the next conversion started while the previous conversion is applied through a digital filter and then limit checked. Note that limit checks occur on each conversion as each new sample is acquired. If there are two analog cards in the Remote Terminal, the process is being applied to both simultaneously.

Approximately every four seconds, the software causes each A/D converter to be switched to a set of four reference voltages. At this time, the A/D gain and offset values are determined and all subsequent input samples are corrected.

Status input data is sampled approximately 60 times per second. The attributes that have been assigned to each status input are checked and the results displayed on the front panel.

As a result of a RAISE or LOWER key being depressed, the software determines the output line that has been mapped to the telemetry channel, activates the specified output, and then, checks the output register for operation. If operational, it activates the RAISE or LOWER LED.

During communications with the Control Terminal, extensive error checking is performed to ensure receipt of valid data. The Remote Terminal must receive one valid message within 45 seconds of the previous valid message in order to maintain the fail-safe output active. If the time period is exceeded, the fail-safe output is de-activated.

MRC-1 REMOTE TERMINAL

7.0 MAINTENANCE

7.1 PURPOSE

The purpose of this section is to provide a guide to the maintenance of the MRC-1 at the module level. Section 8 of this manual provides the schematics, card layouts, troubleshooting and adjustment information for the individual card or assembly.

CAUTION

ALWAYS REMOVE POWER FROM THE TERMINAL AND DISCONNECT THE BATTERY WHENEVER PRINTED CIRCUIT MODULES ARE REMOVED OR REPLACED IN THE UNIT. FAILURE TO OBSERVE THIS CAUTION MAY CAUSE DAMAGE TO ONE OR MODULES.

7.2 HANDLING CMOS DEVICES

The MRC-1 contains several CMOS devices, such as 6802 MPU, 6821 PIA, 6850 ACIA, and 2716 EPROMS, which, unfortunately, can be damaged by severe electrical transient voltages. A person walking over a waxed floor, depending upon floor conditions and humidity, can generate voltage potential in excess of 15kV. The following is recommended to reduce damage to the CMOS devices:

- All CMOS devices should be stored in materials that are anti-static. CMOS devices must not be inserted into Styrofoam.
- All CMOS devices should be placed on a grounded bench surface and the user should be grounded before touching the device.

MRC-1 REMOTE TERMINAL 7-1

- Nylon, or other static generating materials, should not come into contact with the device.
- 4. Do <u>not</u> remove boards or CMOS devices with power applied or with battery connected.
- 5. Treat boards that contain CMOS devices just like the device itself.
- 6. When wrapping a module for shipment, never use any plastic material that is not marked as being antistatic. Most anti-static plastic material is a pale pink color and identified as such.
- Always use grounded test equipment to diagnose problems and ground the test equipment to the unit before placing probes on the circuits.

7.3 CARD ADDRESS AND OPTION SWITCHES -

Most card assemblies contain small switches referred to as DIP switches that select the address of the card and, in some cases, provide various common options on the card. Each switch is explained in Section 8 of this manual for the specific module.

Since each card (except the CPU card) can be placed in any card slot, 2 through 15 on the mother board, there needs to be some way of identifying the card when it is inserted. This identification is called the board address and is composed of two parts:

- A fixed hardwired address that identifies the card type
- 2. A variable part of the address that identifies the particular card of a given type

MRC-1 REMOTE TERMINAL 7-2 Rev. 10 Nov. 1980 For example, if the system contains two Status Input cards, they are identical in all respects except for the DIP switch positions. This allows the software to distinguish between the card that is assigned to Channels 1-16 and the card that is assigned to Channels 17-32.

A uniform convention has been established for setting the switch positions within a given type of board. This is diagrammed below. The UP arrow represents the switch in the ON position; the DOWN arrow, the OFF position. (Note: On most cards, ON is UP, OFF is DOWN, but it can be the other way. Refer to the switch itself.)

DEVICE	CHANNEL	BCD SWITCH	DIP	SWI	TCH	PO	SITIONS	
NOMDER	ASSOCIATION	POSITION		l	2	3	4	
1	1 - 16	0		+	¥	¥	¥	
2	17 - 32	l		↑	¥	¥	t	
3	33 - 48	2		¥	↑	¥	¥	
4	49 - 64	3		↑	↑	¥	¥	

For troubleshooting purposes, you may interchange cards of the same type - BUT - be sure to set the switches to the proper setting before inserting the card.

7.4 FAULT ISOLATION - LEVEL 1

The MRC-1 contains several indications to aid in fault isolation down to the card level. Always go through these steps before attempting to service the equipment.

 The three power LED indicators on the CPU card indicate the presence of voltages. The LED's should all glow with approximately the same brightness. If in doubt, check the voltages with a voltmeter.

MRC-1 REMOTE TERMINAL 7-3 Rev. 27 February 1981

- 2. Depress the RESET switch on the CPU board. This forces the CPU to begin the program from the beginning. When reset, all LED's on the front panel will illuminate briefly. Should the LED's remain ON, the fault could be either in the CPU or memory cards.
- 3. If simple command functions like site, lamp test or channel keys function properly, the most likely candidate is the modem. In most likelihoods, the levels need adjustment (refer to the card description in Section 8). If the top LED of the modem is flashing, it indicates that the modem is being keyed. An AC voltmeter across the output circuit should indicate a voltage that varies in step with the LED. If there is no voltage, check the fuses in the interface card.

If data is getting out onto the communications circuit from the Control Terminal, determine if the Remote Terminal is receiving data. The bottom LED on the Remote modem should flash in step with the transmit LED of the Control Terminal. When the Remote Terminal transmits, its transmit LED will illuminate which, in turn, should cause the receive LED at the Control Terminal to be illuminated. Note that you can force the modem to transmit by activating the TEST switch on the front of the modem card.

When using a 2-wire line, the modem hears itself transmit. You will see the transmit LED flash and the receive LED ON most of the time with a periodic short duration OFF period.

7.5 FAULT ISOLATION - LEVEL 2

The following is a guide to the isolation of problems that are associated with the various sensor inputs to the MRC-1. Each input or output, if subjected to an overvoltage or overcurrent condition, will, in general, affect only a single sensor. If any single telemetry (analog), status or command function fails to function properly, first check the external wiring carefully. With the suspect module placed on the extender card, determine if the signal is present at the input (or output) of the final transistor or gate on the card to your system. If opticallyisolated inputs or outputs are involved, be sure that a source is provided and measure the voltages differentially with respect to the chassis. Also, with the analog signals, a minimum voltage of 0.256V must be present across the two inputs in order to calibrate a telemetry channel.

Because of the very heavy filtering that is done on all the lines that pass through the interface cards, do not expect the system to respond to very short-duration pulses. The problem of keeping stray RF energy out of the Remote Terminal places a number of constraints on the response time of all inputs and outputs of the MRC-1.

Along the same line, it is possible that opening up and/or operating a Remote Terminal with cards on an extender board may run into problems due to the RF field present. MRC-1's have been subjected to operation in AM, FM, TV and combination transmitter environments with confirmed success. However, since we have no control over your particular environment, no guarantee is made that the unit will function open in all circumstances.

MRC-1 REMOTE TERMINAL

8.0 CIRCUIT DESCRIPTIONS

8.1 INTRODUCTION

The circuit description for the various printed circuit modules and assemblies in a standard MRC-1 are contained in this section in the form of a documentation package for each assembly.

Note: On some boards, early production units may contain DM81LS97 integrated circuits in place of the SN74LS244 I.C.'s shown in the prints and mentioned in the descriptions. Similarly, early production units may contain DM81LS98 circuits in place of SN74LS240. (These changes were made due to considerations of parts availability, not due to problems with the older parts.)

Figure 8.1 shows pin-outs for the older and newer parts.

MRC-1 Rev. 9 June 1980





Figure 8.1

SN74LS240 is the same as SN74LS244 except for inversion of the outputs. Similarly, DM81LS98 is an inverting version of DM81LS97.

MRC-1 9 June 1980

REMOTE TERMINAL FRONT PANEL

Assembly 20C2703 Schematic 91C7127 PC Board 51B5842

I. PURPOSE

This module has five functions:

- Display site number, channel number, and value on seven-segment displays
- Display thirty-two user status inputs (if installed) on discrete LED's
- 3. Display system status on discrete LED's
- 4. Provide an audible alarm
- 5. Encode keyboard entries for use by the CPU board

II. THEORY OF OPERATION

A. <u>Overall</u>: The front panel can be looked upon as a X-Y matrix, the X direction being data, and the Y direction being a location. The X path consists of six bits, while the Y path is five bits describing 32 (2⁵) locations, 21 of which are used.

Location bits B0-B4 are decoded using a 4 to 16-bit decoder (U22) to provide locations 1 through 16, and a 3 to 8-bit decoder (U23) to provide locations 17 through 21. When accessing locations 1 through 16, all inputs of U20 are high, forcing the output low. This enables tri-state

REMOTE TERMINAL FRONT PANEL(20C2703) Rev. 9 June 1980 -1buffer U17, allowing data to be sent to U1-U16. When accessing locations 17 through 21, one of the inputs of U20 will be low, forcing the output high, causing pin 12 of U19 to go low. This enables tri-state buffer U21, allowing data from the keyboard matrix to be sent to the CPU board. No locations are accessed unless CB2 (J2-11) is low. This signal is normally high, and pulses low for 7 microseconds when writing new data into locations 1 through 16. It is held low while reading the keyboard.

B. <u>Seven-Segment Displays</u>: Y locations 1 through 8 are used to select the eight seven-segment displays. Data is applied at J2-1 through J2-6 (A0-A5) to the inputs of U17. U17 is used to buffer the relatively low drive capabilities of the signals from the CPU board. Bits A0 through A3 are applied to the A, B, C, and D inputs of the TIL-308 displays. The resultant displays are shown in Fig. 1. Bit A4 is used to control the left-hand decimal point.

C. <u>User Status</u>: Data for the user status appears on A0-A5 and is clocked into hex D latches Ul through U6. This data is active low; the LED is ON if the corresponding bit is low. Resistors R1-R32 are used to limit the current through the LED's.

D. <u>System Status</u>: Data for system status is supplied in the same manner as the user status. U7 and U8 are used to store the status and drive the LED's.

E. <u>Audible Alarm</u>: Data bit A4 at location 16 (U8) is latched in at U8 and fed to audible alarm driver Q1. This

REMOTE TERMINAL FRONT PANEL (20C2703) 24 Aug 1979 -2bit is active high and drives the Sonalert if J2-15 (alarm drive) and J2-16 (internal alarm) are connected together by the user.

F. <u>Keyboard</u>: During accessing of locations 17 through 21, data lines A0-A5 will normally be low, indicating that no push buttons are activated. A push-button activation will cause the appropriate location line to be connected to a data line, causing the data bit to go high.

III. TIMING DIAGRAMS



REMOTE TERMINAL FRONT PANEL (20C2703) Rev. 9 June 1980 -3-

IV. TROUBLESHOOTING

- Verify that the site, channel, and value displays blank out, and all of the discrete LED's are lit during reset (depressing the RESET switch on the CPU board). If this does not occur, check pins 14 and 13 of U18; both should go low during reset. If this does not occur, refer to the section on the CPU interface board.
- 2. If certain numbers will not appear on a display, suspect the display IC. If certain numbers will not appear on all the displays, there may be a stuck bit on A0-A5. A stuck bit should also show up on the status lights; this will show up on LAMP TEST, where the LED will not change its state. Stuck bits may be caused by a defective U1-U17 or U21, or a failure on the CPU board. Remove U17 from its socket. All LED's should be OFF and the BCD displays should read "F". If they do not, this indicates either a short to ground or a defective input on Ul-Ul6. Remove Ul-Ul6, one at a time, (leaving only one out at a time) until the displays read correctly. If doing this for all of Ul-Ul6 does not solve the problem, check with an ohmmeter (with the power OFF) from A0-A5 to ground to check for shorts.
- 3. Most failures in the keyboard will be caused by a malfunctioning key-switch. If a key-switch will not function, try shorting across its two contacts on the rear of the PC board with a jumper wire. If this performs the appropriate function, replace the switch. Another possible problem is if the key-switch is shorted, this

REMOTE TERMINAL FRONT PANEL (20C2703) 24 Aug 1979 -4will result in an apparently dead keyboard. The easiest way to check for this is to remove power from the unit and check across each key-switch with an ohmmeter, looking for a shorted switch.

REMOTE TERMINAL FRONT PANEL (20C2703) 24 Aug 1979 -5-

ï

1961 AUD	VAS	70).	00455	U P.IN	SESTUR ST	FROUCTION L		
80 ELD	UIB V	TIFIED (INE)		1553 11 80	N PCD 1	104 00 L	ui i	SCHEMATIC
SB	1 2	1250	20000	07 8	YICZO	5 4 1	L.	TOL FRACT. = 1/21. JX = 408. JX = 414. 2 C VA
52	524	1925	NU VUVI	24 3	1 220		H	WWW AJ.B. 4,007. 78 SCALL
-	-		103					CHK 9107127 P
111	D	U	5	· •	2 22	Q 4	13	ENG HATT JOFOSTA SICILI

.

.

FIRST USED ON MRC-1





GND	+5V	I.C. TYPE
PIN 8	16	74174 , TIL - 308 , 74 367 74LS 138 , 74LS 368
PIN 7	14	74LS38, 74LS04
PIN 12	24	74154

046. JD	SVM	TO BWI	13	C ANNUO	JY 5000 2	11	1	1	Danal RA		LOR, INC.
01 C.C.N	See See	TUTIED CONE	01004	555 P	10 CM		RE	MOTE	SCHEN	ATIC	NEL
6 MON	102	13024	CH100	1410	d a sol	BHONE T	100	ALB	101 Ja .	AR. 200 2 MM	Ke VP
ū	ā	U	3	1 3	A B	12 13	CHR LINE	HATT	1060830	9107127	EN.

......



NOTES:

I. UNLESS OTHERWISE SPECIFIED RESISTOR VALUES ARE IN OHMS, 1/4,10% CAPACITORS ARE .IUF, 50 V 2. RC. BOARD 5185842 3. SCHEMATIC 91C7127 4. ALL TIL 308 7 SEGMENT DISPLAYS ARE TO BE SELECTED WITHIN

A GRADE RANGE OF 2. EXAMPLE: 2 THRU3;3 THRU4; 4 THRU5; ETC.



CPU BOARD

Schematic 91D7132 Assembly 20B2710 PC Board 51B5849

I. PURPOSE

This module has six (6) functions:

- 1. CPU and Buffers
- 2. 2K EPROM and Priority Interrupts
- 3. I/O Preselect
- 4. Bit Rate Generator
- 5. Front-Panel Drive
- 6. Indicators and Controls for CPU Interface Board

II. ELECTRICAL ADJUSTMENTS

When power is applied to the unit for the first time, R30 should be adjusted. Turn R30 counterclockwise until CR4 (reset) illuminates. Then, turn clockwise until the LED goes off. Continue turning R30 for one more full turn. Sl is used to generate a *PF and *RESET signal, and is used mainly for troubleshooting. A jumper from U9 pin 1 to ground is used to disable the internal RAM on the CPU and is normally installed. A jumper between P1-10 and U1 pin 35 is used to supply power to the internal RAM on the CPU and is normally installed.

III. THEORY OF OPERATION

Overall: The CPU generates the addresses from which data will be stored or retrieved. The address bus

CPU BOARD (91D7132) Rev. 10 Nov. 1980 -1consists of 16 bits, allowing 65536 (2^{16}) addresses. These lines are used on the CPU to select the PIA (Peripheral Interface Adapter), the EPROM (Erasable Programmable Read Only Memory), and the PIC (Priority Interrupt Controller).

The data bus (D0-D7) is used to carry the data between the CPU and other parts in the system. This bus is bi-directional. When the CPU writes data, the CPU outputs and the peripherals input. Conversely, when the CPU reads data, the CPU inputs and the peripherals output. The direction of data flow is controlled by the R/W (Read or Write) line. Data is read into the CPU when this line is high. The VMA (Valid Memory Address) output of the CPU signals to the address decoding logic that the address line has a valid address on it. No data transfers occur unless this line is high. Output line E (Enable) is a 1 MHz square used for bus timing. Data transfers occur when this line is high. BA (Bus Available) signals that the CPU has gone inactive as a result of a request generated by an external device, such as DMA (Direct Memory Access).

The PIC is used to sequence interrupts to the CPU by allowing higher priority devices to go first. The EPROM is used to store the program (or part of it). The PIA is used to drive the front panel along with six (6) miscellaneous functions. The bit rate generator is used to divide the 1 MHz E signal to approximately 19200 Hz, suitable to run 1200 or 300 baud.

A. CPU and Buffers

Y1 and U1 form a 4.00 MHz crystal oscillator, operating in the parallel resonant mode. C21 and C22 are incorporated to ensure that Y1 does not start oscillating in the third-overtone mode.

CPU BOARD (91D7132) Rev. 9 June 1980

U9A disables the internal RAM of the CPU during power up and If the jumper is inserted from pin 1 to ground, power down. the internal RAM will always be disabled. This is the case when a RAM/ROM memory board is used in the system. The NMI input is used for a device requiring very fast service from the CPU. The jumper from P1-10 to U1 pin 35 is used to power the ON CPU RAM; it is not used if a RAM/ROM memory board is used in the system. The HALT input stops the CPU after it is finished executing the present instruction. The CPU then releases itself from the bus and sets the BA (U1, pin 7) output high. This action signifies to the device that pulled HALT low to commence transfer of data on the bus. Address lines A0 through A7 are buffered by tri-state octal buffer U5; likewise, lines A8 through A15 are buffered by U6. The enables for U5 and U6 are controlled by VMA from the CPU. In this way, the address lines to the rest of the system are only active when valid addresses are available. VMA is also gated with the *DMA input by UlOA. This allows a DMA controller to simulate VMA to the rest of the system by pulling *DMA low. Data lines D0-D3 are buffered by U7; likewise, D4-D7 are buffered by U8. UlOB and UlOC are used to enable U7 and U8. One input of UlOB and UlOC is fed out of phase from the R/W line so only one can be enabled at a time. The other input of UlOB and UlOC is driven by Ul7B, which only allows the buffers to be activated if BA is low and if none of the I/O or memory is activated on the CPU board. This is required to prevent both the bus buffers and the PIA or EPROM from trying to feed data to the CPU simultaneously.

B. 2K EPROM and Priority Interrupts

U4 is addressed at locations F800-FFFF which are decoded by U19. Address lines All-Al5 are applied to the inputs of U19 along with VMA and R/W. The R/W is including so that a write operation to

CPU BOARD (91D7132) Rev. 28 April 1981

-3-

F8000-FFFF will not cause a buss conflict between U4 and the CPU.

The PIC (U3) is addressed at locations FFEO-FFFF which are decoded by U18, U15B and U17A. Address lines A5-A15 are applied to the inputs U18 and U15B along with VMA. During normal operation, address lines A1 through A4 are passed from the A1-A4 inputs of U3 to outputs Z1-Z4 which allows normal addressing of the EPROM. If an interrupt input of U3 is pulled low, it will pull its IRQ output low, generating an interrupt of the CPU. In case of an interrupt, the CPU will fetch the address of the service routine at locations FFF8 and FFF9. These two addresses are decoded by U3, and used to modify its Z1-Z4 outputs in accordance with which interrupt is active, allowing a modified address to reach U4. In this manner, there are eight (8) interrupt service addresses instead of one (1).

C. I/O Preselect

I/O is assigned addresses 8000 through 81FF in this system. Rather than decode all 16 address lines on each I/O board, an I/O preselect system is used. Address lines A9-A15 and VMA are gated together in Ul6A, Ul6B and Ul5A to form *PRE.

This signal goes low when a valid address from 8000 to 81FF is on the address bus. This signal is inverted by Ul2C to form an active high signal and put on the bus. Most I/O boards conform to the following addressing convention:

A15/A14/A13/A12/A11/A10/A9/A8/A7/A6/A5/A4/A3/A2/A1/A0 1 0 0 0 0 0 0 T T T B B B B R R

CPU BOARD (91D7132) 23 Jan 1979

```
Where:

l = High

2 = Low

T = Board Type

B = Board Number

R = Register Select
```

D. Bit Rate Generator

IC's Ul3 and Ul4 along with Ul0D form a synchronous divide by 52 circuit. Ul4 counts from 3 to 15 providing a division of 13 while Ul3 divides the output of Ul4 by 4. In this manner, a 1923Ø Hz square wave is generated at the baud output. This clock is used by ACIAs (Asynchronous Communications Interface Adapters) to provide data at either 1202 baud or 300.5 baud, which is within 0.2 percent of the standard 1200 and 300 baud.

E. Front-Panel Drive

U2 is used to drive the front panel and is located at addresses 8004 through 8007. There are three chip select inputs on the MC6821; 2 active high and 1 active low. The active low input is connected to *PRE which will go active with addresses 8000-81FF. Address lines A6, A7 and A8 are NOR'ed together at U16C and fed to the first active high input. Address line A2 is applied to the second active high input to U2 providing the "04" offset to the base address of 8000. Lines CAl and CA2 are used as interrupt inputs and allow interrupts every 16.7 ms for 60 Hz or 20 ms for 50 Hz, and also for loss of main power. The interrupt output of U2 is connected on the board to interrupt input 7 of U3. This is the highest priority interrupt. Output lines PA6 and PA7 are applied to the CPU interface card and used for an external maintenance override and failsafe outputs. Output line PB6 and input line PB7 are used for control of the low-battery detector on the CPU interface card. Lines PA0-PA5 are bi-directional and carry data to and from the front panel. Output lines PB0-PB4 are used

CPU BOARD (91D7132) 23 Jan 1979 to access various elements on the front panel.

F. Indicators and Controls for CPU Interface Board

Switch S1 is connected from *PF to ground and is used to simulate a power down/power up sequence. This switch is mainly used for troubleshooting. CR4 indicates activity of the reset line and is used to adjust the power fail threshold potentiometer R30. CR1-CR3 are provided to give a visual indication of operation of the +15, -15 and +5V power sources.

CPU BOARD (91D7132) Rev. 9 June 1980 -6-



CPU BOARD (91D7132) 24 Aug 1979

-6A-

V. TROUBLESHOOTING

1. CPU and Buffers

- A. Verify +5, +12 and -12 volts are present on board.
- B. The RESET LED (CR4) should be OFF except when switch S1 is depressed or during initial power up.
- C. Verify the ENABLE signal by checking IC Ul pin 37. A l MHz square wave should be observed. If this signal is not present, verify proper +5 volt supply voltage is present at pin 8. Pins l and 21 should be grounded. If proper IC voltages are present, suspect the crystal or MC6802 IC.
- D. If RAM enable jumper is present, IC Ul pin 36 should be low. If no jumper is present, verify pin 36 of IC Ul is high.
- E. Verify the following levels on IC Ul (MC6802):

*HALT	Pin	2	=	+5	volts	(±.25V)
*NMI	Pin	6	=	+5	volts	(±.25V)
BA	Pin	7	=	0	volts	(±.25V)
*RESET	Pin	40	=	+5	volts	(±.25V)

- F. Check IC Ul pin 4 for real time clock interrupt signal (60 Hz pulse). If this signal is absent, check IC U2 pin 40 for the real time clock signal from the CPU interface card.
- G. Check for activity on the Read/Write line, pin 34, and valid memory address, pin 5. Both lines should toggle in a non-periodic manner. If this is not observed, the problem may be in the microprocessor IC or another IC connected to these lines.
- H. Using an oscilloscope, observe the address and data lines,

-7-

CPU BOARD (91D7132) 24 Aug 1979 pins 9 through 33. These lines are three-state and often appear to float in between HI and LOW. The inputs and outputs of the SN74LS244 should appear similar. The data and address lines may be observed using an extender card and checking the even numbered pins between 12 and 58.

2. 2K EPROM and Priority Interrupt

A. Check IC U4 (TMS2716) for proper supply voltages.

+5V	Pin	24
-5V	Pin	21
GND	Pin	12
+12V	Pin	19

- B. Attach an oscilloscope to chip select (pin 18) of IC U4. After pushing the reset push button, two low-going pulses should be seen. If pulses are not present, check IC U19.
- C. Check data and address lines for activity.
- D. Observe pin 23 of IC U3. It should be normally high with low-going pulses approximately every 20 ms. If these pulses are not present, check IC U3 pin 11 for these pulses.

3. I/O Preselect

- A. Check the inputs of IC Ul6A and IC Ul6B for activity coincidental with activity on addresses A9 through Al4.
- B. Check pin 8 or IC U15A for low-going pulses. If no pulses are observed, check input signals on pins 9, 10, 12 and 13.
- C. Output from the Inverter Buffer (IC Ul2C) should look similar to IC Ul5A pin 8, only inverted.

CPU BOARD (91D7132) Rev. 9 June 1980

4. Bit Rate Generator

- A. Check for the 1 MHz ENABLE signal on pin 2 of IC U13 and IC U14. If signal is not present, trace back to the origin, IC U1 pin 37.
- B. Check each pin of IC Ul3 and IC Ul4, which is pulled high by R7 to verify a "HIGH" very near +5 volts.
- C. Pin 15 of IC Ul4 should have a 1 μs pulse every 13 $\mu sec.$ IC Ul3 pin 13 should have a 52 μsec square wave.

CPU BOARD (91D7132) 24 Aug 1979

MOBBLEY ASBOCIATES, INC. JANTA SARSARA REMARKI PARK GOLETA, CALIFORNIA MITT <= 1/P 9107132 DØ



Continued on next page



POWER FAIL THRESHOLD

J2-15 ALAAM ORIVE JI-81

J2-15 NT. ALARM JI-83

PLO 1547				BATE	(
			E		Γ	SCHEMATIC MRC-1 CPU
031325.00	15.	152	126	le il	TOL	THAT I WILL AT I AN. ALL I AN. < # 1/P
	114	It:	H.	191	Dun	L.I. HONOY TH HEALE NONE
mouth .	5	122		121	CHR	FAY 10/11 71 010 71 70 00
1100	3	100	A	121	EME	MATT 11660 28 910/132 D4



NOTES :

- I. UNLESS OTHERWISE SPECIFIED RESISTOR VALUES ARE IN OHMS, IZ4W, ID 70. CAPACITOR VALUES ARE IN MICROFARADS.
- .
- 2. P.C. BOARD SIC \$849-11,-21
- 3. SCHEMATIC 910 7132 REV. DØ
- 4. ALL TRANSISTORS SOLDERED WITHOUT SOCKETS
- S. ALL I.C.'S ARE MOUNTED IN SOCKETS
- (TACK SOLDER YI TO PAD 2 PLCS.
- (7) I.C. SHOWN FOR REFERENCE ONLY TO BE SPECIFIED AND INSTALLED AT ANOTHER ASSEMBLY LEVEL .

- ALL JUMPERS ARE #30 AWS, SINGLE STRAND
 - AT LOCATION C51 WRAP AND SOLDER JUMPER WIRE AROUND LEAD OF CAPACITOR, INSERT LEADS OF CAPACITOR INTO BOARD AND SOLDER.



LOCK WAGHER, NA #3 B. H. SCREW 3-48X 3/8 SOCKET AMP 640374-1 H 8 640361-1 H 8 640464-1	<u>U1,2</u>	0200201	2
B.H. SCREW 3-48X 3/8 SOCKET AND 640374-1 # # 640464-1	U1.2	1030030	-
SOCKET AND SHOETTH	U1.2		Z
	U1.2		
H = 640361-1	11 78. 546	3250099.	2.
# # 640464-1	44,+	3250073	2
	45-8	3250057	-
	U11-44	3250032	4
SOCKET AMP 6403574	44,10,15-19	3250024	7
TRANSISTOR LOSACE	121	3650132	1
TRANSISTOR 1252	U 20	3620154	1
I.C. MC 68287	E U	3710035	1
I.C. SN 74LS 244	US-8	. 3660859	- Lee
1. SN 74LS 368	U 12	3660875	1
. SN 74 LS 367	U H	3660867	1
. SN 74 LS 163	41,210	3660826	2
. SN 74 LS 50	·UI8,/4	3660735	2
- SN 74L527	U 17,16	3660727	2
" SN 74 LS 20	UIS	3660719	1
* 5N74L508	LI 4	3660693	1
1.C. SN74LS 00	U 10	3660669	1
L.E.D. M95254	CR1-4	3390150	+
POT IK	R 30	4630075	ł
RESISTOR 2.2M	R3	4410619	1
10 K	RI6-23	4410379	• 8
+ 3300	R1,6,5,9,4	4410304	S
RESISTOR IK	R72.8.3.	4410247	6
RESISTOR 270	R28,27	4410171	2
CAPACITOR .1/50	62-26	4310207	23
	C21,22	4210084	2
CAPACITOR 220/10	C 20	4230186	1
LABEL	10A1068-1	3430287	1
CRYSTAL 30A 0066	וע	3340163	1
		2110305	1
CONNECTOR SCOTCH	JZ		
CONNECTOR SCOTCH	51	3170065	1
CONNECTOR SCOTCH 3428-1002 SWITCH BIZIA EJECTOR CITERON	51	3170065 1250075	
CONNECTOR SCOTCH 3428-1002 SWITCH 8121 A EJECTOR CITERON CALL	51C5849-11-21	3170065 1250075 3471927	1
	TRANSISTOR LOS ACP TRANSISTOR LOS ACP I.C. MC 6828 P I.C. SN 74 LS 2044 I.C. SN 74 LS 368 I.S. SN 74 LS 367 I.S. SN 74 LS 20 I.C. SN	TRANSISTOR L05 ACP U20 ILC. MC 6825 P U3 ILC. SN 74 L5 204 U5-8 ILC. SN 74 L5 365 U12 ILC. SN 74 L5 367 U11 ILS. SN 74 L5 363 U13,14 ILS. SN 74 L5 30 'U16,14 ILS. SN 74 L5 20 U15,14 ILS. SN 74 L5 20 U15,14 ILS. SN 74 L5 20 U17,16 ILS. SN 74 L5 20 U13 ILS. SN 74 L5 20 U14,14 ILS. SN 74 L5 20 U140 L.E.D. AM95254 CR144 POT IK R30 RESISTOR 2.2.2 R1,6-23 IL IO K R16-23 ILS. ILS. R16-23 ILS. ILS. R16-23 ILS. ILS. R23,27 <t< th=""><th>TRANSISTOR 112 429 3450132 I.C. MC 6828 P U.3 3710035 I.C. MC 6828 P U.3 3710035 I.C. SN 7445204 US-8 3660875 I.C. SN 745366 U.12 3660875 I.C. SN 745367 U.11 3660867 I.S. SN 745367 U.11 3660867 I.S. SN 745367 U.11 3660826 SN 745367 U.13 3660735 I.S. SN 745367 U.13 3660727 I.S. SN 745300 U.15 3660727 I.S. SN 745300 U.15 3660727 I.S. SN 74500 U.10 3660643 I.C. SN 74500 U.10 3660643 I.C. SN 74500 U.10 3660669 L.E.D. MM95254 CR1-44 3370150 POT I.K R 30 4410619 II IO K R16-23 441027 III IO K R16-23 4410247 IIII IO K <</th></t<>	TRANSISTOR 112 429 3450132 I.C. MC 6828 P U.3 3710035 I.C. MC 6828 P U.3 3710035 I.C. SN 7445204 US-8 3660875 I.C. SN 745366 U.12 3660875 I.C. SN 745367 U.11 3660867 I.S. SN 745367 U.11 3660867 I.S. SN 745367 U.11 3660826 SN 745367 U.13 3660735 I.S. SN 745367 U.13 3660727 I.S. SN 745300 U.15 3660727 I.S. SN 745300 U.15 3660727 I.S. SN 74500 U.10 3660643 I.C. SN 74500 U.10 3660643 I.C. SN 74500 U.10 3660669 L.E.D. MM95254 CR1-44 3370150 POT I.K R 30 4410619 II IO K R16-23 441027 III IO K R16-23 4410247 IIII IO K <

CPU INTERFACE

Schematic 91C7215 Assembly 20C2781 P.C. Board 51C5907

I. PURPOSE

This module has eight functions:

- 1. Power failure sensing.
- 2. Power-on reset.
- 3. 50-Hz or 60-Hz real time clock.
- 4. Battery Backup Switching and Charging.
- 5. Low Battery Voltage Sensing.
- 6. Output Relays for Failsafe and Maintenance Override Indication.
- 7. Connection for Audible Alarm Muting.
- 8. Auto-restart in the event of malfunction.

II. SPECIFICATIONS

- The maximum battery charging current is 75 mA. This is suitable for up to 7.5 AH Gel-Cell batteries. For a larger battery, use an external charger.
- 2. For a battery voltage of 6 V, it is float-charged at 6.75 volts. The battery is considered discharged when the battery voltage under load drops below 5.0 volts. The maximum voltage applied to the battery terminals should not exceed 7.0 volts.
- 3. The voltage and current ratings of the maintenance override and failsafe relays are 24 VDC and 1A. Relay contacts are brought on to the rear panel connector.

CPU INTERFACE (91C7215) Rev. 8 October 1980 -1-
4. Aural external drive output maximum voltage = 12 V maximum current = 25 mA maximum current from +5 V output = 25 mA (internal defeat) Power user supplied, output is 0.C. sink to chassis

III. ELECTRICAL ADJUSTMENTS

 <u>Battery Charge Voltage (R28)</u>: This control is set at the factory for 6.75 V across the binding posts. This is the correct float-charge voltage for the supplied batteries and should not need adjustment.

IV. THEORY OF OPERATION

1. Power Failure Sensing

AC from the secondary of the power supply transformer is suplied at pins P1-11 and P1-13. The AC is fullwave rectified with CR1 and CR2, then filtered using Cl. A potentiometer is connected to P1-91 and ground on the CPU board. R1, R2 and the potentiometer form an adjustable attenuator that is used to compensate for variances in local line voltage and frequency. UIA, along with R4, form a comparator with hysteresis. The threshold is maintained constant with CR3, a 3.1 V Zener diode. When normal line voltage is applied, the positive input of UIA is above the 3.1 V, causing the output to be high. If the AC supply should fail for a period of time (nominally 10 ms), the positive input to the comparator will fall below 3.1 V and cause the output *PF to go low.

CPU INTERFACE (91C7215) Rev. 8 October 1980

-2-

2. Power-On Reset

When power is applied to the unit, *PF will go high, allowing C4 to charge through R8. This voltage is applied to the negative input of a comparator consisting of U1B and the 3.1 V reference. After approximately 400 ms, the negative input will reach the reference level causing the output of U1B to go low, which removes the base drive to Q1 allowing the collector to be pulled high by R14. When power is removed from the unit, *PF will go low discharging C4 through R7 and CR4. Operation is much quicker in this direction and reactivates *RESET approximately 3 ms after *PF goes low.

3. Real Time Clock

AC from the power supply transformer secondary is supplied at P1-13 and rectified by CR5. This is applied through voltage divider R15, R16 to the positive input of a voltage comparator (U1C). On the output of the comparator is a rectangular wave having a duty cycle of about 55%.

4. Battery Backup Switching and Charging

Fifteen volts from the power supply is regulated down to 7.45 volts by U2. This is passed through CR10 to the battery terminal. R28 is adjusted such that 6.75 V is applied at the battery terminals with no load. R29 is used to protect U2 in case of a short across the battery terminals. During normal operation, Q3 is biased on through R26 by the +15 V supply; this allows the main 5 V supply to be applied to the 5 V standby bus. When either the +15 V or main 5 V supply fails, the base of Q5 is pulled toward ground by either CR7 or CR8. This forward biases Q4 allowing the battery voltage to be passed to the 5 V

CPU INTERFACE (91C7215) Rev. 8 October 1980

-3-

standby bus. The 6 volts at the battery terminals is reduced to an acceptable voltage by the voltage drops of CR9, Q4 and Q5.

5. Low Battery Voltage Sensing

A comparator (UID) is used as a bistable multivibrator. When main power is not applied, the voltage at the output of UlD will reflect the voltage of the 5 V standby This voltage is dropped 0.6 V by CR6 and fed back bus. to the positive input of UID to keep the output high. If the voltage at the positive input falls below the reference voltage, the output of U1D will be forced low. This occurs when the 5 V standby bus falls to 3.1 V. This removes the voltage at the positive input which effectively latches the output low. Upon reapplication of main power, C6 filters out any glitches that might alter the state of UlD. If the output of UlD did go low, this will tell the computer that the battery failed during the power outage. To reset the latch, a pulse of at least 10 ms is applied by the CPU to P1-71. This causes Q2 to conduct, removing the reference voltage to the comparator. The voltage divider of R22 and R25 is used to provide at least 0.4 V at the positive input to cause the output to go high when the reference voltage is removed.

6. Maintenance Override and Failsafe Relays

To activate the Failsafe output, P1-79 is set high from the CPU board. U5 ensures that the relay will not close when the *RESET line is in its low state, thus preventing a "glitch" when the unit is plugged in or the reset button is pushed. Each gate of U5 has an open-collector output which can sink the current required to activate

CPU INTERFACE (91C7215) Rev. 8 October 1980 a relay when both inputs to the gate are in their "high" state. Voltage regulator U4 provides +12 V to the other side of the coil. When the relay is activated a closure occurs between pins 3 and 4 of the rear connector.

The Maintenance Override output is almost identical. P1-77 is set high from the CPU board to activate the relay. A closure will then be observed between pins 1 and 2 of the rear connector.

The closure between the Failsafe terminals will be observed when the unit is <u>not</u> in a failsafe condition. The closure across the Maintenance Override terminals will be observed when the unit <u>is</u> in a Maintenance Override condition.

In boards installed at an MRC-1 Control Terminal these relays are never activated and serve no function. The relays are installed, however, to preserve interchangeability with boards installed in remote terminals.

These relays are capable of switching a load of up to 24 VDC at currents of up to 1 ampere. Inductive loads (relay coils, etc.) should have a "clamping" diode wired across them to inhibit negative voltage spikes. External relays should be used when it is desired to switch greater loads (or AC loads).

These relays may also be interfaced with transistortransistor logic (TTL) digital circuits. The relay contacts should be wired so that one side is referenced to the digital common (ground), and the other relay contact to the digital input. A pull-up resistor may be necessary, and it is advisable to wire a 1 uF capacitor and a 100-ohm

CPU INTERFACE (91C7215) Rev. 8 October 1980 -5resistor (in series) across the relay output to suppress contact bounce. See FIGURE I.



FIGURE I

7. Auto-Restart in the Event of Program Malfunction

Integrated circuit U3 (74LS123) is a dual retriggerable monostable multivibrator ("one-shot"). During normal program operation, line P1-71 is continually strobed from the CPU board. Each pulse reaching pin 1 of U3 "retriggers" the first stage of U3 for another 500 msec. The output at pin 13 will remain high as long as pulses at pin 1 arrive at least every 500 msec. Should these pulses cease (because for any of a number of reasons the program has ceased running properly), the output at pin 13 falls to ground. The falling edge at pin 9 causes a 1-msec pulse at pin 5. If the jumper marked "Auto-Restart" has been installed, transistor Q6 is switched on, causing the *RESET line to fall to ground and re-initiating operation of the program.

CPU INTERFACE (91C7215) Rev. 8 October 1980 The jumper marked "Continuous Restart" enables continuous retries, should the first attempt to restart be unsuccessful. This feature does not appear on some early production units.

CPU INTERFACE (91C7215) Rev. 8 October 1980

TROUBLESHOOTING

- Read the section on troubleshooting presented in Section 7.4.
- 2. Specific areas on this board that must be functional for any operation of the CPU are as follows:
 - a. Verify presence of +5 V on the 5 V standby bus.
 If it is not there, check for short to ground or Q3 open.
 - b. Check for waveform at P1-11 and P1-13 (AC in). If not there, check CR1, CR2, C1, and the two 100-ohm resistors mounted on the power supply.
 - c. Check voltage at pin 4 of Ul. It should be between3.0 and 3.2 volts. If not, check Ul and CR3.
 - d. Check waveform at Ul pin 2 (*PF). If it is low, try readjusting the trim potentiometer on the CPU board (R30). If this does not correct it, check for shorts or replace Ul.
 - e. If *PF is normal but *RESET is still low, check for at least 4.5 V at pin 6 of Ul and 2.5 to 3.5 V at pin 7. If these are normal, pin 1 of Ul should be less than 0.5 V. If not, suspect Ul. If so, the collector of Ql (P1-59) should be near +5 V. If not, check U3 pin 5, which should be near ground. If not, suspect U3. If U3 pin 5 is indeed near ground, suspect Ql, Q6, or a short ground at P1-59.
 - f. Check waveform at Ul pin 13. If it is not correct, suspect CR5 or Ul.
- 3. Circuits that will not stop operation of the CPU are:
 - Maintenance override and failsafe drivers can be checked with a VOM; most probable cause of failure is U4 or U5.

CPU INTERFACE (91C7215) Rev. 10 October 1980 -8-

VI.

- b. When main power is applied to the unit, Ul pin 14 should be near +5 V. If it is not, try momentarily grounding pin 8. If pin 14 is still low, suspect CR6, C6 or Ul.
- c. If voltage at the red (+) battery terminal is not 6.75 V ±0.1 V, with the battery disconnected, check the voltage on R29. If should be approximately 7.45 V. If not, suspect U2, or R28.

CPU INTERFACE (91C7215) Rev. 10 October 1980





NOTES :

1	UNLESS OTHERWISE	SPECI	FIED
	RESISTOR VALUES	ARE	IN OHMS , 124 W, 10 % .
	CAPACITORS ARE	115	MILKUFARAUS

- 2. P.C. BOARD SIC 5907 REV. -11,-21.
- 3. SCHEMATIC SIC 72/5 REV. AØ



61	SPLIT RING LOCKWASHER #6		1090596	4
60	SPLIT FING LOCKWASHER #4		1050632	2
59	NUT 6-32 THIN SERIES		1090554	
58	SCREW B.H. 6-32 X 1/4		1090182	4
57	NUT +++O THIN SERIES		1050590	4
56	SCREW B.H. 4-40X5/16		1050145	4
55	PANEL	5A2640	2060374	1
54	BINDING POST EFJ 11-202	RED	3290004	1
53	BINDING POST FEL UL-203	BLACK	3290012	i
52		Sanan	2610012	<u> </u>
EI	BELAN A7-530-09-2	K1 2	3270113	2
50	NELAT AL 330-01-L		2210112	
30	DIODE IN BUIL	AP C	24.000.00	
	DIDDE IN 114	CR 6	3600053	
	" <u>54 3.1 176</u>		3610164	
47	DIDDE 1002	CR1,2,4,5,/-12	2010003	10
The				
45	H 10./20	C10,13	4280079	2
+++	" 220/10	62	4280186	1
43	" 22/25	C+	4280095	1
42	" ,1/50	C37,9,1112,14	4310207	6
41	· .01/50	C2,5	4310132	2
40	CAPACITOR 1/35	CILE	4280038	2
39				
38	POT IK 0.5 W	R 28	4630067	1
37				
36	RESISTOR 470	R2	4410205	1
35	" 10	R3.34	4410023	2
24	" 100	R7	4410122	
33	100 HZK	P 25	HHIOHER	
30		DC 14 34	HU10347	2
32	1500	R6, 14,64	4410241	3
-21	1 1200	K5,19,35	THIUCOL	3
30	1800	R12,4	4410270	2
24	# <u>2200</u>	R23,36	4410288	2
28	" <u>3300</u> ·	R 1,13,21,33	4410304	4
27	* 4700	RIG	4410338	1
26	" IOK	R8-10,15,17,20	4410379	6
25	" 22.K	R 32	4710411	1
24	" 100 K	RILIB	4410494	2
23	" 120K	RBI	4410502	1
22	" 470 K	R 22	4410577	1
21	au			
20	" ISO 1/2W	R 27	.4420170	1
19	" 82 2W	R 29	4440020	1
18	H H7 2W	8 30	4440053	
17	RESISTOR 100 2W	R 26	4440079	
16	TRANSISTOR ANHOR	0.5	3630191	
IE		01.25	3630027	7
145	TRANSISTOR SNE207	074	3/30211	2
13		1001019-1	3620216	-
13	LABEL, LUGIC CARD		COPUETE	
12	1.C. SN 74L5123	4.4	1660762	1
11	SN 75452	05	3660765	1
10	" LM 340T-12	04	3650074	1
9	" UA 7805 UC	U2	3650173	1
8	1.C. LM 339 N	UI	3730207	1
7				
6	1.C. SOCKET AMP 640463-1	U 5	3250016	1
5	" " 640357-1	UI	3250024	1
4	1.C. SOCKET AMP 640358-1	UЗ	3250032	1
	CONN. AMP 207081-1	10	3050234	1
З		D1	3110442	1
3	CONN. BERG 65001-081			
3 2 1	CONN, BERG 65001-081	REV1121	3472271	I
3 2 1	P.C. BDARD SILS907	REV11,-21	3472271	I

-

100 A.	CUANTO O 1915	DATE		
AS 35	T 30 40			COMPONENT LAYOUT
3 5 2 2 2	R.P.	EMO	APP	TOL: FRACT. = 1/22. 3X = 438. 3XX = 418. < = 1/2
XXXX	80	NIG	IM	CHR ME WE WE THE THE
B	A	2	ž	INO C.ARL 12 MR 80 20C2781 . 80

MEMORY BOARD 8 X 4

Schematic 91D7135 Component Layout 20B2712 PC Board 51B5850

I. PURPOSE

This memory board contains additional memory for program and data storage. Up to 8 kilobytes of erasable programmable read only memory (EPROM) may be installed for program storage. Data is both written and read into random access memory (RAM). This board has provisions for four kilobytes of RAM.

II. TECHNICAL DESCRIPTION

Address ranges for both PROM and EPROM are selected independently using slide switches of DIP switch Sl, allowing multiple memory boards to be used in special applications. Slide switches 1 and 2 are used to assign EPROM addresses, which occur in 8kbyte blocks from 8000 to FFFF hex. The output of IC Ul2, Pin 6 is used as an enable strobe for the EPROM chip select decoder (IC Ul3), allowing the proper memory IC to be selected. Slide switches 3 and 4 are used in assigning RAM addresses which are in 4kbyte blocks ranging from $\emptyset\emptyset\emptyset\emptyset$ to 3FFF hex. Pin 8 of IC Ul2 is used as a RAM access enable strobe for the half of IC Ul3 used to select the proper RAM IC.

Each TMS2716 EPROM is 8 bits by 2048 words; however, the

MEMORY BOARD 8 X 4 (91D7135)
 24 Aug 1979

-1-

TMS4045 RAM is only 4 bits wide by 1024 words. Two RAM IC's are enabled at the same time to allow storage and retrieval of 8-bit data words.

Slide switch 5 disables the address buffers when EPROM is selected. Normally, this switch is closed so EPROM can be read. In applications which require additional memory cards with RAM only, this switch would be opened on the cards without EPROM. Slide switch 6 disables EPROM when RAM is accessed. Its operation is similar to the operation of slide switch 5.

III. TROUBLESHOOTING

- A. Make sure the slide switches are in proper position. In a standard Remote or Control Terminal, all memory board slide switches should be in the ON position.
- B. Verify proper +12, -5, +5 volt supply voltages are present. It is best to measure these voltages at the actual memory IC pins.
- C. Check EPROM ENABLE signal (IC Ul2, Pin 6) by observing waveform. EPROM should be enabled frequently when the system is operating properly. If no toggling is observed, check the address select circuitry (IC Ull and Ul2).
- D. Check the RAM ENABLE signal (IC Ul2, Pin 8) by observing waveform. It should frequently toggle if address selection circuitry is operating properly.
- E. Verify that the SN74LS244 bus drivers are enabled, allowing data to be read and written from the data bus.

MEMORY BOARD 8 X 4 (91D7135) Rev. 9 June 1980

-2-

FIRST USED ON I MRC-I

.

.

551	5250. 1140 01 W	NODUCTION A.J.B.	DATE		¢	A	34 BELEY	ABSOCIATES, INC.
ECO I	14 74 74 74 74 74 74 74 74 74 74 74 74 74	CD FOR P			F	P.C. AS	SCHE	MATIC - MEMORY BOARD 8×4
of I	3195	5.	2	1	TOL	PRACT. =	1/22. JX :	± 430, .XX ± 410, < = 1/2*
WO	100	1	2	2	OWN	L.I.	20 NOV 78	SCALEI NONE
	241.2	EV	E	3	CHK	FXY	20 FEB 79	0107135 DA
a	30	A	E.	3	ENG	HATT	21888 79	9107133 120



Continued on next page

e) -



ы.



	1 4 4	ECD!	1		CALIFORNIA SANDARA RESEARCH PAR	7
	1 TEP	T12.			COMPONENT LAYOUT P.C. ASSEMBLY MEMORY 8*-	4
	00	EDR DB 2	SNOT	APP.	TOL: FRACT. 2 1/22, 3X 2 338, 3XX = 418, 2 ± 1/2	F
-	D3 A	C3 24	RUNB	MONT	CHR 124 5HAR 90 2002712 DE	3

-				
-				
-				-
-				
<u> </u>				
29				
28	I.C. SOCKETIS	U16-V23 640359-1	3250040	8
27	NUT	4 - 40 PAN AP BINGER HD.	1050582	2
26	I OF WASHER	TA A	1050624	2
25		INT. TOOTH	10501021	
23	BLREW	Siu IIU OIU EU	1050105	2
24	I.L. SOCKET	640357-1	325 0024	4
53	I.C. SOCKET PIN	640358-1	3250032	
22	I.L. SOCKET 20	640464-1	3250057	4
21	I.C. SOCKET 34	640361-1	3250073	4
20	CAPACITOR	C26	4280186	1
19	CAPACITOR	C27-28	425.0070	2
15	CAPACITOR	G1-25	700017	-
18	C750C104M	.1/50	7510207	23
17		71.76		
01	RESISTOR	IOK	4410379	6
15				
14	SWITCH , DIP	TCS 206-009	3190089	1
13	I.C.	U 14	3650074	1
10		UI3	31.1.09.00	-
12	1. 4.	SN 74LS139	3860800	-
11	I.C.	SN74LS00	3660669	1
10	I.C.	U10	3660966	1
9	I.C.	U12	3660719	1
8	Ι. Δ.		3660742	1
7	τ. (US-U8	3660850	4
		74 6244	100037	
0				
5				
4	LABEL		3430295	1
3	I.C.	NC 7905 T	3650165	1
2	EJECTOR KIT	VAR0	250075	1
1	P.C. BOARD	SILESED	3472412	
ITEM	DESCRIPTION	BEE DEC	STICK NO	TY
		INCP. DES.	SICCK NO. I	21.3.
	WAS WAS WAS COUSS			NG. MEX 197
	P. P. S. L. S. L. P.	C. ASSEMBLY	MEMORY	3×4
	DD DR	FRACT. = 1/2L		2 1/IP
	A C C C	144 5 Max 20 20	- 2172 -	Da
	ENG	DED I IMRAI		1-1

.

١.

CPU BOARD

Schematic 91D7132 Assembly 20B2710 PC Board 51B5849

I. PURPOSE

This module has six (6) functions:

- 1. CPU and Buffers
- 2. 2K EPROM and Priority Interrupts
- 3. I/O Preselect
- 4. Bit Rate Generator
- 5. Front-Panel Drive
- 6. Indicators and Controls for CPU Interface Board

II. ELECTRICAL ADJUSTMENTS

When power is applied to the unit for the first time, R30 should be adjusted. Turn R30 counterclockwise until CR4 (reset) illuminates. Then, turn clockwise until the LED goes off. Continue turning R30 for one more full turn. S1 is used to generate a *PF and *RESET signal, and is used mainly for troubleshooting. A jumper from U9 pin 1 to ground is used to disable the internal RAM on the CPU and is normally installed. A jumper between P1-10 and U1 pin 35 is used to supply power to the internal RAM on the CPU and is not normally installed.

III. THEORY OF OPERATION

Overall: The CPU generates the addresses from which data will be stored or retrieved. The address bus

CPU BOARD (91D7132) Rev. 10 Nov. 1980 -1consists of 16 bits, allowing 65536 (2^{16}) addresses. These lines are used on the CPU to select the PIA (Peripheral Interface Adapter), the EPROM (Erasable Programmable Read Only Memory), and the PIC (Priority Interrupt Controller).

The data bus (DO-D7) is used to carry the data between the CPU and other parts in the system. This bus is bi-directional. When the CPU writes data, the CPU outputs and the peripherals input. Conversely, when the CPU reads data, the CPU inputs and the peripherals output. The direction of data flow is controlled by the R/W (Read or Write) line. Data is read into the CPU when this line is high. The VMA (Valid Memory Address) output of the CPU signals to the address decoding logic that the address line has a valid address on it. No data transfers occur unless this line is high. Output line E (Enable) is a 1 MHz square used for bus timing. Data transfers occur when this line is high. BA (Bus Available) signals that the CPU has gone inactive as a result of a request generated by an external device, such as DMA (Direct Memory Access).

The PIC is used to sequence interrupts to the CPU by allowing higher priority devices to go first. The EPROM is used to store the program (or part of it). The PIA is used to drive the front panel along with six (6) miscellaneous functions. The bit rate generator is used to divide the 1 MHz E signal to approximately 19200 Hz, suitable to run 1200 or 300 baud.

A. CPU and Buffers

Y1 and U1 form a 4.00 MHz crystal oscillator, operating in the parallel resonant mode. C21 and C22 are incorporated to ensure that Y1 does not start oscillating in the third-overtone mode.

CPU BOARD (91D7132) Rev. 9 June 1980 U9A disables the internal RAM of the CPU during power up and power down. If the jumper is inserted from pin 1 to ground, the internal RAM will always be disabled. This is the case when a RAM/ROM memory board is used in the system. The NMI input is used for a device requiring very fast service from the CPU. The jumper from P1-10 to U1 pin 35 is used to power the ON CPU RAM; it is not used if a RAM/ROM memory board is used in the system. The HALT input stops the CPU after it is finished executing the present instruction. The CPU then releases itself from the bus and sets the BA (U1, pin 7) output high. This action signifies to the device that pulled HALT low to commence transfer of data on the bus. Address lines A0 through A7 are buffered by tri-state octal buffer U5; likewise, lines A8 through A15 are buffered by U6. The enables for U5 and U6 are controlled by VMA from the CPU. In this way, the address lines to the rest of the system are only active when valid addresses are available. VMA is also gated with the *DMA input by UlOA. This allows a DMA controller to simulate VMA to the rest of the system by pulling *DMA low. Data lines D0-D3 are buffered by U7; likewise, D4-D7 are buffered by U8. U10B and U10C are used to enable U7 and U8. One input of U10B and U10C is fed out of phase from the R/W line so only one can be enabled at a time. The other input of U10B and UlOC is driven by Ul7B, which only allows the buffers to be activated if BA is low and if none of the I/O or memory is activated on the CPU board. This is required to prevent both the bus buffers and the PIA or EPROM from trying to feed data to the CPU simultaneously.

B. 2K EPROM and Priority Interrupts

U4 is addressed at locations F800-FFFF which are decoded by U19. Address lines All-Al5 are applied to the inputs of U19 along with VMA and R/W. The R/W is including so that a write operation to

CPU BOARD (91D7132) Rev. 28 April 1981 -3F8000-FFFF will not cause a buss conflict between U4 and the CPU.

The PIC (U3) is addressed at locations FFEO-FFFF which are decoded by U18, U15B and U17A. Address lines A5-A15 are applied to the inputs U18 and U15B along with VMA. During normal operation, address lines A1 through A4 are passed from the A1-A4 inputs of U3 to outputs Z1-Z4 which allows normal addressing of the EPROM. If an interrupt input of U3 is pulled low, it will pull its IRQ output low, generating an interrupt of the CPU. In case of an interrupt, the CPU will fetch the address of the service routine at locations FFF8 and FFF9. These two addresses are decoded by U3, and used to modify its Z1-Z4 outputs in accordance with which interrupt is active, allowing a modified address to reach U4. In this manner, there are eight (8) interrupt service addresses instead of one (1).

C. I/O Preselect

I/O is assigned addresses 8000 through 81FF in this system. Rather than decode all 16 address lines on each I/O board, an I/O preselect system is used. Address lines A9-A15 and VMA are gated together in Ul6A, Ul6B and Ul5A to form *PRE.

This signal goes low when a valid address from 8000 to 81FF is on the address bus. This signal is inverted by U12C to form an active high signal and put on the bus. Most I/O boards conform to the following addressing convention:

A15/A14/A13/A12/A11/A10/A9/A8/A7/A6/A5/A4/A3/A2/A1/A0 1 0 0 0 0 0 0 T T T B B B B R R

CPU BOARD (91D7132) 23 Jan 1979 Where: l = High 2 = Low T = Board Type B = Board Number R = Register Select

D. Bit Rate Generator

IC's U13 and U14 along with U10D form a synchronous divide by 52 circuit. U14 counts from 3 to 15 providing a division of 13 while U13 divides the output of U14 by 4. In this manner, a 1923Ø Hz square wave is generated at the baud output. This clock is used by ACIAs (Asynchronous Communications Interface Adapters) to provide data at either 1202 baud or 300.5 baud, which is within 0.2 percent of the standard 1200 and 300 baud.

E. Front-Panel Drive

U2 is used to drive the front panel and is located at addresses 8004 through 8007. There are three chip select inputs on the MC6821; 2 active high and 1 active low. The active low input is connected to *PRE which will go active with addresses 8000-81FF. Address lines A6, A7 and A8 are NOR'ed together at U16C and fed to the first active high input. Address line A2 is applied to the second active high input to U2 providing the "04" offset to the base address of 8000. Lines CAl and CA2 are used as interrupt inputs and allow interrupts every 16.7 ms for 60 Hz or 20 ms for 50 Hz, and also for loss of main power. The interrupt output of U2 is connected on the board to interrupt input 7 of U3. This is the highest priority interrupt. Output lines PA6 and PA7 are applied to the CPU interface card and used for an external maintenance override and failsafe outputs. Output line PB6 and input line PB7 are used for control of the low-battery detector on the CPU interface card. Lines PA0-PA5 are bi-directional and carry data to and from the front panel. Output lines PBO-PB4 are used

CPU BOARD (91D7132) 23 Jan 1979 to access various elements on the front panel.

F. Indicators and Controls for CPU Interface Board

Switch S1 is connected from *PF to ground and is used to simulate a power down/power up sequence. This switch is mainly used for troubleshooting. CR4 indicates activity of the reset line and is used to adjust the power fail threshold potentiometer R30. CR1-CR3 are provided to give a visual indication of operation of the +15, -15 and +5V power sources.

CPU BOARD (91D7132) Rev. 9 June 1980 -6-



.



CPU BOARD (91D7132) 24 Aug 1979

-6A-

V. TROUBLESHOOTING

1. CPU and Buffers

- A. Verify +5, +12 and -12 volts are present on board.
- B. The RESET LED (CR4) should be OFF except when switch S1 is depressed or during initial power up.
- C. Verify the ENABLE signal by checking IC Ul pin 37. A l MHz square wave should be observed. If this signal is not present, verify proper +5 volt supply voltage is present at pin 8. Pins l and 2l should be grounded. If proper IC voltages are present, suspect the crystal or MC6802 IC.
- D. If RAM enable jumper is present, IC Ul pin 36 should be low. If no jumper is present, verify pin 36 of IC Ul is high.
- E. Verify the following levels on IC U1 (MC6802):

*HALT	Pin	2	=	+5	volts	(±.25V)
*NMI	Pin	б	=	+5	volts	(±.25V)
BA	Pin	7	=	0	volts	(±.25V)
*RESET	Pin	40	-	+5	volts	(±.25V)

- F. Check IC Ul pin 4 for real time clock interrupt signal (60 Hz pulse). If this signal is absent, check IC U2 pin 40 for the real time clock signal from the CPU interface card.
- G. Check for activity on the Read/Write line, pin 34, and valid memory address, pin 5. Both lines should toggle in a non-periodic manner. If this is not observed, the problem may be in the microprocessor IC or another IC connected to these lines.
- H. Using an oscilloscope, observe the address and data lines,

CPU BOARD (91D7132) 24 Aug 1979 -7pins 9 through 33. These lines are three-state and often appear to float in between HI and LOW. The inputs and outputs of the SN74LS244 should appear similar. The data and address lines may be observed using an extender card and checking the even numbered pins between 12 and 58.

2. 2K EPROM and Priority Interrupt

A. Check IC U4 (TMS2716) for proper supply voltages.

+5V Pin 24 -5V Pin 21 GND Pin 12 +12V Pin 19

- B. Attach an oscilloscope to chip select (pin 18) of IC U4. After pushing the reset push button, two low-going pulses should be seen. If pulses are not present, check IC U19.
- C. Check data and address lines for activity.
- D. Observe pin 23 of IC U3. It should be normally high with low-going pulses approximately every 20 ms. If these pulses are not present, check IC U3 pin 11 for these pulses.

3. I/O Preselect

- A. Check the inputs of IC Ul6A and IC Ul6B for activity coincidental with activity on addresses A9 through Al4.
- B. Check pin 8 or IC U15A for low-going pulses. If no pulses are observed, check input signals on pins 9, 10, 12 and 13.
- C. Output from the Inverter Buffer (IC U12C) should look similar to IC U15A pin 8, only inverted.

CPU BOARD (91D7132) Rev. 9 June 1980

-8-

4. Bit Rate Generator

- A. Check for the 1 MHz ENABLE signal on pin 2 of IC U13 and IC U14. If signal is not present, trace back to the origin, IC U1 pin 37.
- B. Check each pin of IC Ul3 and IC Ul4, which is pulled high by R7 to verify a "HIGH" very near +5 volts.
- C. Pin 15 of IC Ul4 should have a 1 μs pulse every 13 $\mu sec.$ IC Ul3 pin 13 should have a 52 μsec square wave.

CPU BOARD (91D7132) 24 Aug 1979

K01567	Shirt Structure	- 11 - 0	ALTS 8408	HOILINGH	DATE	•	Δ	sal	SANT	A 88 8		ATES	INC.
SCHEMATIC MRC-) CPU													
0	1932 CF	2.			2	TOL	RACT. I	1/32.	1X 2	. 126.	101 =	-	< = 1/T
1	Sauge any	99	11	115	12	OWN	Lale	IO NOV	781 10	CALES	NONE		-
-		-	**		1S	CHK	FYY	20185	72	a 1	071	32	00
	.10:	3	20	PI		I ENG I	HATT	21548	70	31	011	26	UP

*

•

.



Continued on next page



12+15 ALARM DRIVE JING -2-15 NT ALARM

OWER FAIL THRESHOLD *30 **73H -> 11-91 ÷

BU-S		
ALL ALL		SCHEMATIC MRC-I CPU
0		THE PLATE & INE. 13 & AR. 113 & AM
10	Bala	CHA / CO 10000 71 910 71 32 DC



NUTES :

- I. UNLESS OTHERWISS SPECIFICS Resistor values and in dhas, 174 W, 10 %, 1 Capacitor values and in microfarads.
- 4 PC MUARD SIC SH44-11-21
- 3. SCHEMATIC TID TISK NEV DU
- T. ALL THANAISTONS SULDEPED WITHOUT SOCKETS
- S ALL IC'S ARE MOUNTED IN SUCKETS
- () TACH SOLDER YE TO PAD 2 PLES.
- (7) IL SHOWN FOR PERENENCE UNLY TO BE SPECIFIED AND INSTALLED AT ANDINEM ASSEMBLY LEVEL .

- ALL JUMPERS ARE 430 AWG, SINGLE STRAND INSULATED WIRE-WRAP WIRE, ADD HIMPERS AS SHOWN.
 - AT LOCATION CSI WRAP AND BOLDER JUMPER WIRE AROUND LEAD OF CAPACITOR, INSERTLEADS OF CAPACITOR INTO BOARD AND SOLDER.



Sector Sector Sector Sector				
42	HIN SERIES = 3-48		1030255	2
	XXWAGHER , SPIT #3		1030089	2
40	B. H. SCREW 3-48x 3/8	4	1020030	Z
34				
38		41.2	3250099	2
37	* * ********	4.50	3250073	2
36		45-8	3250057	4
35		411-14	3250033	4
344		UR DISA	3250024	7
33	TRANSISTOR . AS TO	UZI	3650132	1
32	TRANSISTOR MASTE	u 20	3650124	1
30	ILC. MC GB257	43	3710035	1
30				
29				
28				
27	1.C. SN 74LS 2000	U5-8	2660859	·
26	1. SN 74LS 368	U 12	3600875	1
25	. SN 74L5 357	U II	3660867	1
24	* SN 74 LS 163	UIS,14	3660826	2
23	* 5N 74L5.30	-418.29	3660735	2
22	· 5% 744527	417.16	3650727	2
21	" SN 74LS 20	U IS	3660719	1
20	· 5N 74 L308	цą	3660693	1
19	1.C. SN746500	U ID	3660613	i.
IB	L.E.D. 1005254	CR1	3340150	
17	POT IK	8 30	4530075	1
16	RESISTOR 2.2 M	83	44106/9	1
15	H JOK	816-23		
144	* 3300	71,2,2,7,4	4410204	5
13	RESISTOR IX	R723,31.	4410247 I	6
12		1		
11			1	
10	RESISTOR' 270	328,29	4410171	2
q	CAPACITOR .1/50	613-200	4310207	23
A		C21,22	4212084	2
7	CAPACITOR 220/10	C 20	-120186	1
a	LABEL	10A1068-1	3410237	I
5	CRYSTAL 30A 0066	71	3340163 1	1
	CONNECTOR 1028-1002	J2	31.0305	1
Ξ	SWITCH BIZIA	51	3170065 1	1
2	EVELTOR STORALL		250075	1
1	PC BOARD	5165849.11-21	34-102- 1	1
ITEM	DESCRIPTION	JESIG.	STOCX NO.	aty !
	A VOLE 2 3479-50 14 20 14 15 14 20 14 15 14 20 14 15 14 20 14 1	COMPONE	NT LAYOU	
	L L L L L L L L L L L L L L L L L L L		MBLY C	
1		- · · · ·		

CPU INTERFACE

Schematic 91C7215 Assembly 20C2781 P.C. Board 51C5907

I. PURPOSE

This module has eight functions:

- 1. Power failure sensing.
- 2. Power-on reset.
- 3. 50-Hz or 60-Hz real time clock.
- 4. Battery Backup Switching and Charging.
- 5. Low Battery Voltage Sensing.
- 6. Output Relays for Failsafe and Maintenance Override Indication.
- 7. Connection for Audible Alarm Muting.
- 8. Auto-restart in the event of malfunction.

II. SPECIFICATIONS

- The maximum battery charging current is 75 mA. This is suitable for up to 7.5 AH Gel-Cell batteries. For a larger battery, use an external charger.
- 2. For a battery voltage of 6 V, it is float-charged at 6.75 volts. The battery is considered discharged when the battery voltage under load drops below 5.0 volts. The maximum voltage applied to the battery terminals should not exceed 7.0 volts.
- 3. The voltage and current ratings of the maintenance override and failsafe relays are 24 VDC and 1A. Relay contacts are brought on to the rear panel connector.

CPU INTERFACE (91C7215) Rev. 8 October 1980 -14. Aural external drive output maximum voltage = 12 V maximum current = 25 mA maximum current from +5 V output = 25 mA (internal defeat) Power user supplied, output is 0.C. sink to chassis

III. ELECTRICAL ADJUSTMENTS

 <u>Battery Charge Voltage (R28)</u>: This control is set at the factory for 6.75 V across the binding posts. This is the correct float-charge voltage for the supplied batteries and should not need adjustment.

IV. THEORY OF OPERATION

1. Power Failure Sensing

AC from the secondary of the power supply transformer is suplied at pins P1-11 and P1-13. The AC is fullwave rectified with CRL and CR2, then filtered using Cl. A potentiometer is connected to P1-91 and ground on the CPU board. R1, R2 and the potentiometer form an adjustable attenuator that is used to compensate for variances in local line voltage and frequency. UIA, along with R4, form a comparator with hysteresis. The threshold is maintained constant with CR3, a 3.1 V Zener diode. When normal line voltage is applied, the positive input of ULA is above the 3.1 V, causing the output to be high. If the AC supply should fail for a period of time (nominally 10 ms), the positive input to the comparator will fall below 3.1 V and cause the output *PF to go low.

CPU INTERFACE (91C7215) Rev. 8 October 1980

2. Power-On Reset

When power is applied to the unit, *PF will go high, allowing C4 to charge through R8. This voltage is applied to the negative input of a comparator consisting of UlB and the 3.1 V reference. After approximately 400 ms, the negative input will reach the reference level causing the output of UlB to go low, which removes the base drive to Q1 allowing the collector to be pulled high by R14. When power is removed from the unit, *PF will go low discharging C4 through R7 and CR4. Operation is much quicker in this direction and reactivates *RESET approximately 3 ms after *PF goes low.

3. Real Time Clock

AC from the power supply transformer secondary is supplied at P1-13 and rectified by CR5. This is applied through voltage divider R15, R16 to the positive input of a voltage comparator (U1C). On the output of the comparator is a rectangular wave having a duty cycle of about 55%.

4. Battery Backup Switching and Charging

Fifteen volts from the power supply is regulated down to 7.45 volts by U2. This is passed through CR10 to the battery terminal. R28 is adjusted such that 6.75 V is applied at the battery terminals with no load. R29 is used to protect U2 in case of a short across the battery terminals. During normal operation, Q3 is biased on through R26 by the +15 V supply; this allows the main 5 V supply to be applied to the 5 V standby bus. When either the +15 V or main 5 V supply fails, the base of Q5 is pulled toward ground by either CR7 or CR8. This forward biases Q4 allowing the battery voltage to be passed to the 5 V

CPU INTERFACE (91C7215) Rev. 3 October 1980 -3-
standby bus. The 6 volts at the battery terminals is reduced to an acceptable voltage by the voltage drops of CR9, Q4 and Q5.

5. Low Battery Voltage Sensing

A comparator (UID) is used as a bistable multivibrator. When main power is not applied, the voltage at the output of UID will reflect the voltage of the 5 V standby bus. This voltage is dropped 0.6 V by CR6 and fed back to the positive input of U1D to keep the output high. If the voltage at the positive input falls below the reference voltage, the output of UlD will be forced low. This occurs when the 5 V standby bus falls to 3.1 V. This removes the voltage at the positive input which effectively latches the output low. Upon reapplication of main power, C6 filters out any glitches that might alter the state of UID. If the output of UID did go low, this will tell the computer that the battery failed during the power outage. To reset the latch, a pulse of at least 10 ms is applied by the CPU to P1-71. This causes Q2 to conduct, removing the reference voltage to the comparator. The voltage divider of R22 and R25 is used to provide at least 0.4 V at the positive input to cause the output to go high when the reference voltage is removed.

6. Maintenance Override and Failsafe Relays

To activate the Failsafe output, P1-79 is set high from the CPU board. U5 ensures that the relay will not close when the *RESET line is in its low state, thus preventing a "glitch" when the unit is plugged in or the reset button is pushed. Each gate of U5 has an open-collector output which can sink the current required to activate

-4-

CPU INTERFACE (91C7215) Rev. 3 October 1980 a relay when both inputs to the gate are in their "high" state. Voltage regulator U4 provides +12 V to the other side of the coil. When the relay is activated a closure occurs between pins 3 and 4 of the rear connector.

The Maintenance Override output is almost identical. P1-77 is set high from the CPU board to activate the relay. A closure will then be observed between pins 1 and 2 of the rear connector.

The closure between the Failsafe terminals will be observed when the unit is <u>not</u> in a failsafe condition. The closure across the Maintenance Override terminals will be observed when the unit <u>is</u> in a Maintenance Override condition.

In boards installed at an MRC-1 Control Terminal these relays are never activated and serve no function. The relays are installed, however, to preserve interchangeability with boards installed in remote terminals.

These relays are capable of switching a load of up to 24 VDC at currents of up to 1 ampere. Inductive loads (relay coils, etc.) should have a "clamping" diode wired across them to inhibit negative voltage spikes. External relays should be used when it is desired to switch greater loads (or AC loads).

These relays may also be interfaced with transistortransistor logic (TTL) digital circuits. The relay contacts should be wired so that one side is referenced to the digital common (ground), and the other relay contact to the digital input. A pull-up resistor may be necessary, and it is advisable to wire a 1 µF capacitor and a 100-ohm

CPU INTERFACE (91C7215) Rev. 8 October 1980

-5-

resistor (in series) across the relay output to suppress contact bounce. See FIGURE I.



FIGURE I

7. Auto-Restart in the Event of Program Malfunction

-6-

Integrated circuit U3 (74LS123) is a dual retriggerable monostable multivibrator ("one-shot"). During normal program operation, line P1-71 is continually strobed from the CPU board. Each pulse reaching pin 1 of U3 "retriggers" the first stage of U3 for another 500 msec. The output at pin 13 will remain high as long as pulses at pin 1 arrive at least every 500 msec. Should these pulses cease (because for any of a number of reasons the program has ceased running properly), the output at pin 13 falls to ground. The falling edge at pin 9 causes a 1-msec pulse at pin 5. If the jumper marked "Auto-Restart" has been installed, transistor Q6 is switched on, causing the *RESET line to fall to ground and re-initiating operation of the program.

CPU INTERFACE (91C7215) Rev. 3 October 1980 The jumper marked "Continuous Restart" enables continuous retries, should the first attempt to restart be unsuccessful. This feature does not appear on some early production units.

CPU INTERFACE (91C7215) Rev. 8 October 1980

VI. TROUBLESHOOTING

- Read the section on troubleshooting presented in Section 7.4.
- 2. Specific areas on this board that must be functional for any operation of the CPU are as follows:
 - a. Verify presence of +5 V on the 5 V standby bus.
 If it is not there, check for short to ground or Q3 open.
 - b. Check for waveform at P1-11 and P1-13 (AC in). If not there, check CR1, CR2, C1, and the two 100-ohm resistors mounted on the power supply.
 - c. Check voltage at pin 4 of Ul. It should be between3.0 and 3.2 volts. If not, check Ul and CR3.
 - d. Check waveform at Ul pin 2 (*PF). If it is low, try readjusting the trim potentiometer on the CPU board (R30). If this does not correct it, check for shorts or replace Ul.
 - e. If *PF is normal but *RESET is still low, check for at least 4.5 V at pin 6 of Ul and 2.5 to 3.5 V at pin 7. If these are normal, pin 1 of Ul should be less than 0.5 V. If not, suspect Ul. If so, the collector of Ql (P1-59) should be near +5 V. If not, check U3 pin 5, which should be near ground. If not, suspect U3. If U3 pin 5 is indeed near ground, suspect Ql, Q6, or a short ground at P1-59.
 - Check waveform at Ul pin 13. If it is not correct, suspect CR5 or Ul.
- 3. Circuits that will not stop operation of the CPU are:

-8-

 Maintenance override and failsafe drivers can be checked with a VOM; most probable cause of failure is U4 or U5.

CPU INTERFACE (91C7215) Rev. 10 October 1980

- b. When main power is applied to the unit, Ul pin 14 should be near +5 V. If it is not, try momentarily grounding pin 8. If pin 14 is still low, suspect CR6, C6 or Ul.
- c. If voltage at the red (+) battery terminal is not 6.75 V ±0.1 V, with the battery disconnected, check the voltage on R29. If should be approximately 7.45 V. If not, suspect U2, or R28.

CPU INTERFACE (91C7215) Rev. 10 October 1980

.....





NOTES :

- UNLESS OTHERWISE SPECIFIED Resistor values are in orms, 1/4 W, 10 % . Capacitors are in microparaos.
- 2. P.C. BOARD SIC 5907 "EV. -- 1-21.
- 3. SEMEMATIC PIC 72/5 PEV. AQ

200. 2 200. 200.	
1 20 4C	COMPONENT LAYOUT
REVEAL OF THE WARDE	TOLI /8407. = 1/11. X = 48. XX = 41. <= 1/1" DWN DWF 24/10/19 BCALS: 2X /
3 2 11	THE C. 341 15 ME BUI 20C2781 . BO

51	SPLIT KING LUCKWASHER 40		1092270	4
60	SPLIT FUNG LOCKWASHER #4		1050632	2
59	NUT 6-32 THIN SERIE	-	1090554	
59	SCREW 8.4. 6-32 Y 1/4		1090122	4
30		-	1050590	
57	NUT		1050340	4
56	SCREW B.H. 4-40X5/	6	1050145	4
55	PANEL	5A2640	2060374	1
54	BINDING POST EFJ 11-202	RED	3290004	1
53	BINDING POST FEL UI-203	BLACK	22200.2	I
= 2		Junen		
36		101 0	2022	-
51	RELAY AZ-530-04-2	KI,Z	2210113	2
50				
- HA	DIODE IN 914	CR 6	3600053	1
48	" SZ =.1 1%	CR 3	3610169	1
47	DIODE 1002	CR12457-12	36,0003	10
+6				
	10/00	0.10.13	42200 70	
	× 10.720	610,13	7250019	2
	" 220/10	62	4230186	1
43	" 22/25	C+	4280095	1
42	" .1/50	C379.1112.14	4310207	6
41	* .01/50	C2.5	43/0132	2
	CAPACITOR 1/35	CIE	4290029	2
70		-1,3	- 50030	-
			11.0.000	
38	POT IK 0.5 W	R 28	4630067	
37				
36	RESISTOR 470	R2	7410205	1
35	1 10	R3.34	E500144	2
744	" 100	R7	4410122	1
77		2 25	HHICHE?	
22	TIN	R 43	4410452	
32	" IK	R6,14,64	4410247	3
31	" 1500	R5, 19,35	4410262	3
30	1800	R12,4	4410270	2
29	* 2200	R23.36	4410288	2
28	# 3300 .	R 113 21 33	4410304	
27	. 4700	PIG	4410338	
	+ + + + + + + + + + + + + + + + + + + +	100	4410220	
20	" IUK	Ka-10,15,17,20	7410314	uiD.
25	" 22X	R 32	4710411	1
24	* 100 K	R 11,18	4410494	2
23	1 120 K	R 31	4410502	1
22	" 470 K	R22	4410577	1
21				
20		8 27	4420:70	
	180 1/21	1 2 2	4440000	
19	" <u>22</u> 2W	R 29	020077	
18	* 47 2W	R 30	4440053	1
17	RESISTOR 100 2W	R 26	4440079	1
16	TRANSISTOR 2N4037	95	3630191	1
15	" 2N2924	Q1,2.6	3630027	3
144	TRANSISTOR 2N5293	03.4	363/314	2
12	LADEL LOCIC CARD	1001049-1	3-20-210	
13	LASEL, LUGIL CARD	TURIUBI-I	3-36-83	
12	1.C. SN 74L5 123	EU	2600768	1
11	" SN 75452	U 5	3606925	1
10	" LM 340T-12	U \$	3650074	1
q	" UA 7805 UC	U2	3650/73	1
8	L.C. LA 339 N	U.	373 02 07	1
7				
-		110	00715	
6	1.L. SULKET AMP 640463-1	05	1250010	1
5	" " 640357-1	I UI	1250024	1
4	1.C. SOCKET AMP 640358-1	EU	2250032	1
З	CONN. AMP 207081-1	16	3050234	1
2	CONN, BERG 65001-081	PI	3110442	1
1	21 20000 510 5907	BEV -11-21	3472271	
17510	and the state of t	DES THES		
I'LEM	DESCRIPTION	REF	STOCK NO.	OTY.
NO.	A CONTRACT OF A	02510.		

C / N	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	COMPONENT LAYOUT
1011 1011 1011	1941 19467. 2 11 13 2 18. 133 2 18. 2 2 1/P
3	114 CAR 11

MEMORY BOARD 8 X 4

Schematic 91D7135 Component Layout 20B2712 PC Board 51B5850

I. PURPOSE

This memory board contains additional memory for program and data storage. Up to 8 kilobytes of erasable programmable read only memory (EPROM) may be installed for program storage. Data is both written and read into random access memory (RAM). This board has provisions for four kilobytes of RAM.

II. TECHNICAL DESCRIPTION

Address ranges for both PROM and EPROM are selected independently using slide switches of DIP switch Sl, allowing multiple memory boards to be used in special applications. Slide switches 1 and 2 are used to assign EPROM addresses, which occur in 8kbyte blocks from 8000 to FFFF hex. The output of IC Ul2, Pin 6 is used as an enable strobe for the EPROM chip select decoder (IC Ul3), allowing the proper memory IC to be selected. Slide switches 3 and 4 are used in assigning RAM addresses which are in 4kbyte blocks ranging from ØØØØ to 3FFF hex. Pin 3 of IC Ul2 is used as a RAM access enable strobe for the half of IC Ul3 used to select the proper RAM IC.

Each TMS2716 EPROM is 8 bits by 2048 words; however, the

-1-

MEMORY BOARD 8 X 4 (91D7135) 24 Aug 1979 TMS4045 RAM is only 4 bits wide by 1024 words. Two RAM IC's are enabled at the same time to allow storage and retrieval of 8-bit data words.

Slide switch 5 disables the address buffers when EPROM is selected. Normally, this switch is closed so EPROM can be read. In applications which require additional memory cards with RAM only, this switch would be opened on the cards without EPROM. Slide switch 6 disables EPROM when RAM is accessed. Its operation is similar to the operation of slide switch 5.

III. TROUBLESHOOTING

- A. Make sure the slide switches are in proper position. In a standard Remote or Control Terminal, all memory board slide switches should be in the ON position.
- B. Verify proper +12, -5, +5 volt supply voltages are present. It is best to measure these voltages at the actual memory IC pins.
- C. Check EPROM ENABLE signal (IC U12, Pin 6) by observing waveform. EPROM should be enabled frequently when the system is operating properly. If no toggling is observed, check the address select circuitry (IC U11 and U12).
- D. Check the RAM ENABLE signal (IC U12, Pin 3) by observing waveform. It should frequently toggle if address selection circuitry is operating properly.
- E. Verify that the SN74LS244 bus drivers are enabled, allowing data to be read and written from the data bus.

MEMORY BOARD 8 X 4 (91D7135) Rev. 9 June 1980 -2-

IRST	USED	ONI	MRC-	÷ 1

9

÷

. ÷

*

.

.

551	10 01 m	DATE	
22 JA	TRACE TANK		SCHEMATIC P.C. ASSEMBLY - MEMORY BOARD 8x4
N I	0 110 0	ENOI	TOLI FRAGT. 2 1/22. 12 = 314. 125 = 414. 2 = 1/2"
10	Dimies	INT	CHR FXY 20FE079 910 7135 DO



Continued on next page

4.





12/2

~1 4 528AFE	VAS ECD1551	arre		
TEI	TI2	3		COMPONENT LAYOUT P.C. ASSEMBLY MEMORY BX41
ADD	POB 2	INOIS	T. APP	TOLI MAGT. 2 1/2
03	3	a a v	Nau	CHR 1 2 5 MA 30 2002712 D31

			1	
-				-
				-
-				-
_				
29				
28	I.C. SOCKETIS	640359-1	3250040	8
27	NUT	PAN OR BUNDER HO.	1050582	z
26	LOCK WASHER	INT. TOOTH	1050624	٢
25	SCREW	4-40 × 1/4	1050103	2
24	I.C. SOCKET	640357-1	325 0024	4
23	I.C. SOCKET	6403E8-1	3250032	1
22	I.L. SOCKET 20	US.U6.U7.U8 640464-1	3250057	4
21	I.C. SOCKET 34	01.02.03.04	3250073	4
20	CAPACITOR	220/10	42 80186	1
19	CAPACITOR	627-28	4250079	2
18	CAPACITOR	C1-25	4310207	25
17	CJ 20 CTO HM			-
16	RESISTOR	RI-R6	4410379	6
15				
14	SWITCH DID	51	2194099	-
17	SWITCH, OIP	TCS 206-009	3170027	-
13	<u> </u>	NC 7812T	3630019	1
12	I. C.	5N74L5139	3660800	1
П	I.C.	SN 74LSOO	3660669	I
10	I.C.	SN 74L5260	3660966	1
9	I.C.	U12 SN741520	3660719	ł
8	I.C.	SN 74 LS BG	3660743	l
7	I.C.	15-18 74 LS244	3660859	-
6				
5				
41	LABEL		3430295	1
3	I.C.	NC TROFT	3650165	1
21	EJECTOR KIT		12500751	1
1 1	P.C. BOARD	5/1 5350	3472412	
EMI	DESCRIPTION	REF. DES	STOCK NO 1	VTC
-				< ·
	ECO15		IARBARA RESEARCH	PARE CIRT
	14-1- Q	CONCUENT	1 . 3UT	

E COL	
TILS CHI POINT	DAPONENT LINOUT P.C. ASSEMBLY MEMORY 844
COLORING COLORING	104 MAGT. 2 M. 23 - JM. 23 - JN. 2 - 2 M.
	CHK

MODEM II BOARD

Schematic 91D7233 PC Board 51C5909 Component Layout 20D2787

I. PURPOSE

The modem (MOdulator/DEModulator) is used to communicate digital information between Remote and Control Terminals via the telephone lines.

II. SPECIFICATIONS

Transmission Format

7-bit ASCII plus even parity in a 10-bit frame. Transmissions are bi-directional and non-simultan-eous.

two or four-wire configuration.

- Transmission Speed 1200 baud/300 band switchable
- Error Detection Character parity and longitudinal

check-sum on messages

ModulationTwo-frequency continuous phase
FSK
MARK = 2200 Hz
SPACE = 1200 HzInterface600Ω telephone lines, strappable

III. TECHNICAL DESCRIPTION

The MC6850 Asynchronous Communications Interface Adapter (IC U8) provides the data formatting and control to interface serial asynchronous communications information to the 8-bit data bus. The functional configuration of the ACIA

MODEM II BOARD (91D7233) Rev. 20 March 1981 -1is programmed automatically during system initialization. A programmable control register provides variable word lengths, clock division ratios, transmit control, receiver control and interrupts. The baud-rate generator (IC Ul6) provides the clock frequency for the ACIA.

The modem has switch-programmable address specification, allowing multiple modem boards to be used in special applications. BCD switch S3, IC Ul0 and IC Ul2 provide address decoding for the board. In normal system operation, with only one modem per unit, switch S3 is left in the "0" position. Two SN74LS244 bus drivers (IC U3 and IC U4) are used to write and read data onto the bus. Parts of IC U6 and IC U7 are used to enable reading and writing according to the status of the read/write line and the board address.

Outgoing serial data is modulated into dual tone frequency shift keying by the XR2206 function generator (IC Ul5). Serial data input is applied to pin 9. A high input causes a low frequency (Mark) of 1200 Hz to be generated. A low input causes a high frequency (Space) of 2200 Hz to be generated. Resistor R38 is used to reduce harmonic distortion.

Transistor Q3 serves as a switch to turn on the modulator ac-cording to the request to send (\overline{RTS}) from the ACIA. Switch S2 and parts of IC Ull and IC Ul3 will turn on the modem continuously for test purposes. The output of the oscillator is AC coupled and fed into a 741 op amp before being transmitted via the telco interface board.

The Deadman Circuit (IC U9) turns off the modulator if communications are disrupted for more than 2.5 seconds.

MODEM II BOARD (91D7233) -2-Rev. 27 February 1981 The incoming FSK signal is fed through a bandpass filter consisting of half of IC Ul4. The filtered signal is amplified via part of IC Ul4 and clamped by CR1 and CR2. The clamped signal is then demodulated by the XR2211 (IC Ul). The output of the demodulator is buffered by part of Ul3.

The amplified signal from the third part of IC U13 is peakdetected by CR8, CR7, CR6, and the fourth part of IC U14. This signal is buffered by parts of IC U5 and inverted by transistor Q1 to provide data carrier detect (*DCD).

IV. BASIC MODEM ADJUSTMENT

Normally no adjustment needs be made to the high frequency, low frequency, and VCO controls (R36, R35, and R11). These are painted at the factory with red lacquer to discourage casual adjustment. The procedure for making these adjustments is described in Section V, but it should be stressed that such adjustments under normal circumstances are unnecessary.

Each of the procedures outlined below assumes a one-site system. For multi-site systems, each Remote Terminal must be connected in turn and adjusted.

It is suggested that initial adjustment be made with the units back-to-back on the bench to gain familiarity with the controls prior to installation.

It should be noted that in Section 2, a "Series 3002 (unconditioned) Data Channel per Bell System Technical Reference PUB-41004" is specified. Therefore, this type of line should be specifically requested from the phone company. (It is guaranteed to have certain characteristics when FSK data signals

MODEM II BOARD (91D7233) -3-Rev. 27 February 1981 are transmitted across it.)

In the following adjustment procedure refer to drawing 15B1117 which is bound in with the next group of blueprints for the location of controls and test points on the modem board.

<u>Step 1</u>: Connect the Control and Remote back-to-back on the bench. For a two-wire system, see Figure 1.1. For a fourwire system, see Figure 1.2. For a mixed telco and subcarrier system, see Figure 1.3. For systems using a subcarrier interconnect in both directions, see Figure 1.4.

NOTE: A simulated telephone line with 30 dB loss may be constructed using a T pad with 560 ohms in each arm and 37 ohms to common.



Figure 1.0 - SIMULATED 30 dB PHONE LINE

A Simpson 260 VOM or similar equipment may be used in this adjustment procedure.

<u>Step 2</u>: Apply power to both terminals. Push "ACK" ("acknowledge") at the Remote Terminal keyboard. Disable all active sites at the Control Terminal as follows (see Control Terminal manual Section 4.6.3 for a full explanation of this):

a. Push "SET-UP". The SET-UP LED should come on.b. Press "SITE ENAB" ("site enable"). The SITE window will

MODEM II BOARD (91D7233) -4-Rev. 27 February 1981



Figure 1.1 - Two-Wire Interconnect



Figure 1.2 - Four-Wire Interconnect

MODEM II BOARD (91D7233) Rev. 27 February 1981



Figure 1.3 - Mixed Subcarrier and Telco



Figure 1.4 - Subcarrier Interconnect

MODEM II BOARD (91D7233) Rev. 27 February 1981 -6-

display ".1".

- c. If you have a multi-site system, repeat step (b) for each additional site (select site 2, press site enable, etc.).
- d. The TRANSMIT LED on the front of the modem card should be off, indicating no sites are enabled.

Step 3: Place the toggle switch on the front of the modem cards (S2) in either TEST position at both terminals. This causes both modulators to generate a continuous tone.

<u>Step 4</u>: Adjust the output levels. Use R10 ("send level adjust") on the front of the modem boards.

<u>Two-wire systems</u>: Measure the output level across terminals 1 and 5. Zero dBm should be observed at both the Control and Remote Terminals.

Four-wire system: Measure the output level across terminals 4 and 6. Zero dBm should be observed at both the Control and Remote Terminals.

Mixed systems: Measure the output level at the Telco Output terminals at the appropriate terminal. Zero dBm should be observed. Using a calibrated oscilloscope, measure the voltage at the Subcarrier Output BNC connector at the other terminal. 1.5 volts peak-to-peak should be observed. The OUTPUT potentiometer above the BNC connector should be adjusted if necessary to meet this requirement. The waveform observed should conform to drawing 15All14. Adjust R10 ("send level adjust") on the front of the modem board if necessary to meet this requirement. (Note: The COARSE and FINE adjustments above the BNC connector have been set at the factory and should not require further adjustment.)

Subcarrier-In/Subcarrier-Out systems: Measure the output at both terminals at the subcarrier output BNC connector and adjust as described immediately above (under "mixed systems").

MODEM II BOARD (91D7233) -7-Rev. 27 February 1981 -7<u>Step 5</u>: Put the Control Terminal in OPERATE mode (using S2) and the Remote terminal in the right (TEST) position. Adjust the Control Terminal input level using R12 ("receive level adjust") on the front edge of the Control Terminal's modem board. Measure the input levels across test points 6 and 3. Turn R12 clockwise to increase voltage level.

<u>Two-wire system</u>: Between .5 and ,6 volts AC should be observed across the test points. (-30 dBm input)

All other systems: Between .5 and .6 volts AC should be observed across the test points. (-30 dBm input)

<u>Step 6</u>: Put the Remote Terminal in OPERATE mode and the Control terminal in the down (TEST) position (using S2). Adjust the Remote Terminal input level (exactly as was done in step 5 at the Control Terminal).

<u>Step 7</u>: Place both terminals in OPERATE mode. Push the RESET button on the front of the CPU boards at both terminals. Reenable the Remote Terminal by using the "SITE ENAB" key at the Control Terminal keyboard (Refer to Section 4.6.3 of the Control Terminal manual for a full explanation.) This step is essentially the reverse operation to step 2, above.

<u>Step 8</u>: The Control Terminal and Remote Terminal should now be "talking" successfully. A channel number should appear in the CHANNEL display at the Control Terminal. Pushing the CH ("channel") key at the Control Terminal should cause the channel display at the Control Terminal to advance by one channel.

NOTE: The channel numbers at the Control and Remote Terminals are <u>independent</u> of each other. One channel may be observed at the Control Terminal and a different channel at the Remote Terminal. However, both channel numbers are stored at the

MODEM II BOARD (91D7233) -8-Rev. 21 October 1981 Remote Terminal and for a channel number to appear at the Control Terminal, the number must be fetched from the Remote Terminal thus indicating a successful communication.

The Control Terminal initiates each communication by sending an interrogation to the Remote Terminal. The Remote Terminal replies with its response. As a result, a regular "heartbeat" can be observed on the Transmit LED at the Control Terminal. If the Remote Terminal does not properly receive a message it does not respond and the unit appears to "skip a beat." In a properly adjusted system, a regular pattern of long and short pulses can be observed on the Transmit LED's.

<u>Two Wire Systems</u>: In a two-wire system, each unit can "hear itself speak" so the Receive LED remains on most of the time. Sometimes a pulsation or flicker can be observed.

Other Systems: The Transmit and Receive LED's will flash alternately at both terminals. If a Receive LED remains steadily the input level on the board is probably too high.

Step 9:

Systems Involving Subcarrier: Upon completion of the back-to-back tests and after connection to the actual interconnecting radio link it may be necessary to adjust the OUTPUT pot on the appropriate interface cards at the rear of the terminals, in order to assure proper modulation of the interconnecting radio circuits.

V. FREQUENCY AND VOC ADJUSTMENTS

High frequency, low frequency, and VCO should not nor-

MODEM II BOARD (91D7233) -9-Rev. 27 February 1981 mally need adjustment. To emphasize this fact, R36, R35, and Rll are painted with red lacquer at the factory after their initial alignment. This section is included in case a need arises to re-align the board, perhaps following a repair accomplished by the user. Refer to drawing 15B1117 which is bound in with the next group of blueprints for the location of controls and test points on the Modem Board.

NOTE: If the frequency counter does not give stable readings the following steps are suggested:

A. Place a 10 K Ω resistor between the frequency counter input and TPl (white) to increase frequency counter input impedence.

B. Reduce false triggering by placing a capacitor between TPl (white) and ground.

It is suggested that the terminals be connected back-to-back at the same location (see preceding section) so that both ends are easily accessible.

<u>Step 1</u>: With the terminals not connected to each other, prepare to set the frequencies as follows: Connect frequency counter between TPl (white) and ground (TP3, black).

Step 2: Set the high frequency. Place S2 in HI position and adjust R56 to obtain a frequency of 2200 Hz.

Step 3: Set the low frequency. Place S2 in LOW position and adjust R53 to obtain a frequency of 1200 Hz.

Step 4: Set S1 to CAL position. Connect frequency counter to TP4 (yellow). Adjust R11 (VCO fine tune) to obtain a

MODEM II BOARD (91D7233) -10-Rev. 27 February 1981 frequency of 1700 Hz at TP4.

Step 5: Return S1 & S2 to OPER position and adjust the input and output levels as described in Section IV above, with the terminals connected.

VI. INSTALLATION AND TROUBLESHOOTING

A. Refer to Section IV for instructions for adjustment of the input and output levels.

If trouble is encountered:

B. Check DIP Switch positions. Normally slide switchl is ON and other switches are in the OFF position.Make sure Sl is in the OPERATE position at all terminals.

C. Verify that proper power supply voltages are present.

MODEM II BOARD (91D7233) Rev. 27 February 1981 -11-





1 2 2	1.80	TIM		
-17-	KN			SCHEMATIC
9 .	20		2	MODEM IL
n é	P.E.	2	E	TOL FRAST. 2 1/20, 18 2 430, 188 2 470, 2 2 1/24
6.2	HQ	2	2	OWN URM 7-15-80 SCALE
44	UE Lu	ŝ	3	CHR NCR 9-11-90 01077777 A1
8	8		3	EMB 1181, 11 SLADO 7101200 01

-

.

.



....



:1	-00		
0			SCHEMATIC MODEM I
10.00		-	100 (0407. 2 1/R. 12 2 JR. 142 7 JR 2 1/1 000 (
31	3	i	107233 AI





BENDLEADS AND TACK SCLOER TO BEARD.

NOTES :

1. UNLESS OTHERWISE SPECIFIED: ALL RESISTOR VALUES ARE IN OHMS, 1/4 W, 10%; ALL CAPACITOR VALUES ARE IN MICROFARADS, SOV 2.ALL BOARD SIC 5009, REV.-11,-21. 3. SCHEMATIC 9107233, REV. A1.

B WAS	NPUT UTPUT - NI, ALC	14, 205		COLETA, CALIFORNIA	NG. PARE AUNT
54. 6	1 SAW	1217		COMPONENT LAYOUT MODEM II	
R1, 2	100	12.1	APA -	TOLI FRACT. = 1/22. XX = 410. XXX = 410. ~	= 1/2*
NT H	14	ACK	MEM	CHR 12 1-1-20 2002787	AZ

IIII			1	ICC	1	2	12.24	AMP SHCHOH-1	- 3250057	75
				99	11	21	19.015	AMP 640353-1	3250032	74
			1	96		191		4 1:MP 340357-1	3250024	73
44			1	97		11	12	AMP 640463-1	- 5120010	72
		LAREL . MODEM IMIONE-IS	13430436	90	-	1.				71
4	01-04	IGE 2NEGEU URN	1610027	34	-	21	210. 232	A 3 470K 0%		29
				93	1	111	240	A. D. 220K 10%	44105.35	68
11	-9 B	CHNSON .CS-0862-001	3250095	92		11	943	A.B. 150K 10%	44.0510	1 67
1	209	JCHNSON 105-0860-001	3290067	91		11	228	1 A.S. 120K 10%	1 44/0502	66
1	TP2	JOHNSON (05-0254-00)	132900791	90	1	21	20,358	A.B. 100K 075	4410494	65
11	794	JOHNSON 105-0857-001	3290061	39	+	11	257	A.B. 33K 10%	4410437	164
+++++	797	JOHNSON 102-0256-001	3290053	88	-	-	78.19.24.35.4	A.3. 228 0%	44104/1	03
1	TRIO	104N50N 105-0852-001	1290010	26	+	131	A13,00-18.	A.B. 4.75 1075	4410379	64
111	- P 3	SMITH W30-103 RT. ANGLE	2290145	85	-	121	RIS. 133	A. 3.9K 10%	44/0320	60
2	791, 0	SMITH -30 -101 TT. ANGLE	13290152	84	T	31	RZ6.751.R64	A.3. 22 K 10%	4410288	59
				83		1		A.3. 1.5K 10%	4410262	58
1	52	CIK TIGEA TOLGLE SPOT	13160181	82		41	R21,22.50.65	A.G. 1 K 10%	4410247	57
1	51	CHICAGO SW. 23-021-114 0PDT	13:90253	81	-	11	242	A. 8. 920 10%	4410239	56
11	54	CTS 206-024 4PST	13190071	25	+	13	RI7,20,17	A.B. 470 0%	44/0205	-65
1	S3 - VELLOW	LECS 2368576 368	13:531	79	+	144	H 28	A 3 100 10%	44/0163	54
+++				-	+	11	37	A. 3. 47 10%	44/00201	52
21	18.116	AMP 640321-1 24 any	1250077 1	76 1	+	11	314	A. 3 10x 5%	4460549	51
<u></u>		Lande.		- 1	1	i II	.4	1 A. 3. 10CX 5%	4460481	50
				5	1	11	734	A.3. 194 1%	4460 416	49
				(1	11	2 2	A. 3. 33× 3%	66340	48
					1	1 1	R61	A. 3. 15 K 3%	4460341	47
					+	2	259.863	A.B. 4.78 3%	444.2421	45
					+	11	813	MEP. CLEC. TN 65C 280 28	45101941	44
					1	11	43	IMER ELEC. IN SEC 1822F	45/0179 1	43
						11	452	MEP. ELEC. ANSAC 1502F	4510152	42
								1		41
					-	111	315	BCUITUS 3006 P-1-104	463 0345	40
					+	1	735	120URNS 3000	146306201	39
					+	14	211	BOURNS 3006 8-1- 502	14630672	17
				- ĉ	1	1		1	1	36
				- 2		1	VRZ	MOTOROLA MCTOLIZ DEG. I	-13 65CI40	35
				1		1	VR 1	MOTOROLA ME TELIZOPT	13 6501241	34
				1	+	1	UZ	TE. HATHICP CP.AMP I	- 3660COB .	33
				-	+	1	215	CXAR. XR2206CP	437308191.	32
				-	++		1169	HALSIZIN MEL	3660769 1.	31
				1		1	510	T.I. SHTHLSION A-MAIT	1 7110 7781	29
						21	EIU, DIL	T.I. SNTALSEON THE	43660747	28
				-		21	10,011	T.S. SN 74LSCAN SUAD -	136600031	27
					+	1	17	T.T. SN74LSOZN QUEO 2	1 3460 677 1	26 -
				H	H		111	TIL SN74CS/32N VAND I	4 3660776	25
				H	H		114	T.T. R HI BAN	3730327	24
						11	U.S	MOTA. MC6850P ACIA	437100452	22
						21	03,04	T SN74LS2 44N -305	43660859	21
								2.246.265	2	20
				-	1	110	ECTOR KIT	VERD, 512409-1/-2	1250075 1	9
				-	H	21 1	*3./7×	FARCHU O ELVINO	1	8
				F	H	GKR	1.24 (75-4	GE INHIGH SHALL TICHAL	7500127	2
						I		a make sharevity	-300/45	5
						1	21	CRYSTAL 8482 MHS. :040073	3340726 1	4
				L	1.1	1	121	<230 EIO 220 /10	4280186 11	3
				-	17	1 68		STRAS. 1940104 X0025 KAL 0/20	14 20077 11	2
				-			A.A.B. 444-14.	15-37.24 WILCONSTOR	-230035 1	1
			*		T	1	125	SET. 2200104H C.C./100	43.02071.0	2
					14	2	12.124	SEL. 12 UG 2734 C.027/100	-2304661	-
					11	1	2-7	SET. 22UB 23 3H 6.122 /100	-2502331	-
				L	13	1 5.	(,34.38.44.)	SET. 22UA/C3H 5.5./ 100	-250171	5
				-	11	1	C-4	SAL 2208222H 01022/100	142500491 5	
				-	11	1	133	100 ND. 24-15-3311 130	-2:04/5 1 4	-
				1	17	i	129	SPRAGUE ISED +762 COT O DEL +72		-
					11	1.2.5	. SOARD	MAI SICSPER = 1.1.21	1472420	-
				-31-	-15-	RE	F OES.	DESERTION	STOCK NO ITT	201
							18 2		BOCIATER IN	
							1 4			
							5	STURENEN STURENEN	T -AYCUT	-
							N 24		ב אשנט	
							101		10 2 44 - 2 H	
				_		_	121	= 31111 m 20	22787 A	2

MODEM TELCO INTERFACE

Schematic 91A7147 Assembly 20B2716 PC Board 51B5856

I. PURPOSE

This interface card interconnects the modem with either a 2-wire or 4-wire dedicated circuitry telephone line. Telephone line interconnections are balanced, isolated, fused and filtered.

II. SPECIFICATIONS

Output Distortion	1.5% or less
Input/Output Impedance	300 ohms or 600 ohms
	strappable by user

III. THEORY OF OPERATION

Telephone line inputs are filtered to reduce RF interference. Each input line is individually fused, using an AGC 1/4-amp fuse. Transformers T1 and T2 are 600-ohm to 600-ohm matching transformers. Resistors R1, R2, R4 and R5 are used to convert 600 ohms to 300 ohms for use in the 2-wire mode. Resistors R3 and R6 are used in the 4-wire mode to make the phone line connections approximately 600 ohms. Diodes D1 through D4 are used to protect the transformers and modem board from large transients on the telephone line.

Two interconnection schemes are possible using this board. The 2-wire scheme uses a single pair of wires for communi-

MODEM TELCO INTERFACE (91A7147) 24 Aug 1979 -1cating in both directions. The 4-wire system uses two pairs of wires separating both telemetry and control signals. The connections necessary for 2-wire interconnections are shown in Fig. 1. Figure 2 illustrates 4-wire connections. When interconnecting a Control Terminal with Remote Terminals, no special line polarity must be observed as each input is a balanced 300 ohms or 600 ohms.

A Bell 3002, unconditioned data circuit is specified. The use of long (over 1000 ft.) DC continuous circuits is not recommended as their AC frequency response is not guaranteed, and induced currents may prove troublesome.

IV. TROUBLESHOOTING

- 1. Check fuses and fuse clips for continuity.
- 2. After lightning damage:
 - a. Check inductors for open circuits.
 - b. Diodes D1 through D4 may be shorted.
 - c. Capacitors Cl through C8 may be shorted.
 - d. Check transformer continuity.

MODEM TELCO INTERFACE (91A7147) 24 Aug 1979 -2-


FIGURE I TWO-WIRE INTERCONNECTIONS



FIGURE 2 FOUR-WIRE INTERCONNECTIONS

MODEM TELCO INTERFACE (91A7147) Rev. 9 June 1980 -3-

Þ 1 R 3 4 W-O TB-6 FI -1 270 1/4 AMP LI TI YY Þ OT 8-5 OUT+ MMTI-FB IOu H D2 C2 CI JI-33 IN4745 R 2 . 01 .01 TELCO 470 OUTPUT F 2 JI-35 DI 1/4 AMP OUT-L 2 IN4745 O T8-4 R1 270 IOuH C 3 C 4 .01 .01 F 3 R4 1/4 AMP L3 270 T 2 \sim OTB-I INPUT IOuH MMTI-FB D3 JI-27 C 5 IN4745 C 6 R 5 .01 R7 TELCO 470 560 INPUT JI-29 **F**4 D4 1/4 AMP GND L4 IN4745 O T 8-2 IOuH NOTES: C7 R6 **C**8 I. UNLESS OTHERWISE SPECIFIED. .01 RESISTOR VALUES ARE IN OHMS, 1/4, 10 % 270 CAPACITOR VALUES ARE IN MICROFARADS. FIRST USED ON MRC-1 2.FOR 2 WIRE MODE INSTALL PHONE LINE ACROSS TERMINALS TB-I AND TB-4 INSTALL JUNPER MOBELEY ASSOCIATES, INC. BETWEEN TB-2 AND TB-5. SANTA BARBARA RESEARCH PARK 3. FOR 4 WIRE MODE USE TERMINALS TB-4 AND TB-6 GOLETA, CALIFORNIA 83017 FOR OUTPUT. USE TERMINALS TO-I AND TO-3 FOR INPUT. 4. m IS' DIRECT CHASSIS GROUND, SCHEMATIC MRC-I MODEM TELCO INTERFACE 5. P.C. BOARD 5185856 KELEASED TOL: FRACT. ± 1/32, .XX ± .030, .XXX ± .010. REVISIONS < ± 1/2° 6. COMPONENT LAYOUT 2082716. DWN A.J.B. 9 JAN 79 SCALE: MOMT. CHK FXY 24 JAN 79 A 91A7147 1 ENG 25 AFAT 1111

r



TELCO IN/SUBCARRIER OUT

Schematic 91B7144 Component Layout 20A2737 PC Board 51B5865

I. PURPOSE

This board transmits data via an FM subcarrier and interfaces the modem demodulator with the telephone line for received data. This board is the companion board for Moseley Telco Out/Subcarrier In (20B2736). Operation in several standard subcarrier bands is possible by specifying different frequency selective components.

II. DESCRIPTION

Incoming data on the telephone is filtered by Ll and L2 to reduce radio frequency interference. Fuses Fl and F2 are used for protection from large surges on the phone line. Resistors R13, R14, and R15 form a 600 ohm impedance matching network between the phone line and the transformer. T1 is a 600 ohm to 600 ohm impedance matching transformer.

An XR-2206 function generator (IC U1) is used to generate an FM signal from the frequency shift keyed output of the standard modem board. The frequency of oscillation is controlled by applying a control voltage to the activated timing pin, (Pin 7). Resistors R8, R9, R10, and R20 form a voltage divider network used to adjust the frequency control voltage. Timing capacitor, C6 is also used for frequency control. Its value is dependent on which subcarrier band is used. Capacitor C5 is a bypass capacitor

TELCO IN/SUBCARRIER OUT (91B7144) Rev. 10 Nov. 1980

-1-

required by the IC. Resistors R6 and R7 are used to reduce the total harmonic distortion. THD can be reduced to 1/2% by trimming, or in the worst case, approximately 2.5%. The DC output level is adjusted by applying a voltage bias to Pin 3, using R5.

III. ADJUSTMENT

a. Subcarrier Generator

- Remove modulation applied to subcarrier generator using the send level pot on the modem (R50).
- 2. Connect a frequency counter to the "GEN OUT" BNC. Adjust subcarrier frequency using pots R19 and R20. R19 is a course frequency adjustment. R20 is a fine frequency adjustment. Both pots are accessible from the rear panel and are labelled "COARSE" and "FINE".
- 3. Disconnect the frequency counter and connect a distortion analyzer to the generator output BNC. Adjust distortion pot R6 for minimum distortion. Using this control approximately 1/2% distortion is obtainable. If no distortion analyzer is available, no adjustment on this pot is required. The worst case distortion is approximately 2.5% which is quite acceptable in most applications.
- 4. Disconnect the analyzer and attach an oscilloscope to the generator output. To understand this adjustment, refer to print number 15A1114 (See modem section) for representative waveforms. Adjust the oscilloscope to display about 6 periods of the unmodulated subcarrier as shown in (A). Using the modem send level pot, increase subcarrier modulation until the fifth crossover occurs midway as shown in (B).

TELCO IN/SUBCARRIER OUT (91B7144) 24 Aug 1979 -2 Adjust the output level to 2.5 volts peak-to-peak using R14. This pot is labelled "OUT" and is accessible through the rear panel.

IV. TROUBLESHOOTING

- a. Verify that +12 volts DC is present on Pin 4 of IC Ul.
- b. Modulator
- Verify that modem is generating a FSK signal which may be observed at Pin 7 of the XR2206 function generator (IC UL).
- If no output is observed, check on chip voltages and grounds. If the IC is replaced, verify proper adjustment by performing the subcarrier adjustment procedure described previously.
- Note the modem card must be properly adjusted and working correctly for the subcarrier board to function. Refer to the modem section of this manual for troubleshooting details.

TELCO IN/SUBCARRIER OUT (91B7144) 24 Aug 1979 -3-



PRINTED ON DIETERICI POST CLEANPRINT INIO ..

.



TELCO OUT/SUBCARRIER IN

Schematic 91C7160 Component Layout 20B2736 PC Board 51A5870

I. PURPOSE

This board interconnects transmitted signals from the modem with a dedicated telephone line, and demodulates FM subcarrier data transmissions to provide received data to the modem. This board is the companion board to the Telco In/Subcarrier Out assembly (20A2737). Operation in several different standard subcarrier bands is possible by selection of component values.

II. DESCRIPTION

The XR2211 is a phase-locked loop used to demodulate the incoming FM subcarrier. The input filter connected to Pin 2 is a telemetry extraction bandpass filter and is used to reject frequencies other than the telemetry subcarrier. The components used in the input filter are frequency dependent and are specified according to the subcarrier band being used. Recommended signal input at Pin 2 is from 10 mV rms to 3 mV rms. The operating frequency is determined by C5, R5 and R6. Resistor R3 and Capacitor C9 form a lock detect filter to eliminate chatter at the lock detect output (Pin 5). Capacitor C8 is used as a bypass capacitor for an internal voltage reference. The demodulated output is taken from the loop phase detector (Pin 11), through a post detection filter made up of R7 and C12, and an external buffer amplifier. This buffer amplifier is necessary because of the high impedance output at Pin 11. A non-inverting unity gain 741 op amp is used as a buffer.

TELCO OUT/SUBCARRIER IN (91C7160) 9 June 1980 -1-

III. ADJUSTMENT

1. Telemetry Extraction Filter Adjustment

Apply a modulated subcarrier signal to the input. Adjust inductors Ll and L2 for maximum amplitude and minimum AM. The filter output should be similar in appearance to the subcarrier generator output.

2. FM Demodulator Frequency Adjustment

Apply a modulated subcarrier to the input. Adjust R5 for the cleanest FSK output. Note that some residual high frequency subcarrier may be superimposed on the FSK signal, this is quite normal.

IV. TROUBLESHOOTING

- a. Verify correct power supply voltages are present on the board (+5, +12, and -15 volts).
- b. Using an oscilloscope, observe the extraction filter output at IC U1, Pin 2. This signal should appear much like the subcarrier generator output. If it is distorted, check input filter for proper tuning or defective components.
- c. Check demodulator frequency as described in adjustment section.
- d. Check operation of 741 Buffer Amp.
- e. Check operation of modem board. Refer to modem section of manual.

TELCO OUT/SUBCARRIER IN (91C7160) 9 June 1980 -2-





SUBCARRIER INTERFACE

Schematic 91C7156 Parts Layout 20B2719 PC Board 51B5858

I. PURPOSE

This board, when used with the modem board (20B2732) generates and demodulates FM subcarrier data transmissions.

II. DESCRIPTION

An XR-2206 function generator (IC U3) is used to generate an FM signal from the frequency shift keyed output of the standard modem board. The frequency of oscillation is controlled by applying a control voltage to the activated timing pin, (Pin 7). Resistors R17, R18, R19 and R20 form a voltage divider network used to adjust the frequency control voltage. Timing capacitor, C6, is also used for frequency control. Its value is dependent on which subcarrier band is used. Capacitor, C20 is a bypass capacitor required by the IC. Resistors R15 and R16 are used to reduce the total harmonic distortion. This can be reduced to 1/2% by trimming, or in the worst case, approximately 2.5%. The DC output level is adjusted by applying a voltage bias to Pin 3, using R14. The XR2211 is a phase-locked loop used to demodulate the incoming FM subcarrier. The input filter connected to Pin 2 is a telemetry extraction bandpass filter and is used to reject frequencies other than the telemetry subcarrier. The components used in the input filter are frequency dependent and are specified according to the

SUBCARRIER INTERFACE (91C7156) 24 Aug 1979 -1subcarrier band being used. Recommended signal input at Pin 2 is from 10 mV rms to 3 mV rms. The operating frequency is determined by C5, R5 and R6. Resistor R3 and Capacitor C9 form a lock detect filter to eliminate chatter at the lock detect output (Pin 5). Capacitor C8 is used as a bypass capacitor for an internal voltage reference. The demodulated output is taken from the loop phase detector (Pin 11), through a post detection filter made up of R7 and C12, and an external buffer amplifier. This buffer amplifier is necessary because of the high impedance output at Pin 11. A non-inverting unity gain 741 op amp is used as a buffer.

III. ADJUSTMENT

- a. Subcarrier Generator
- 1) Remove modulation applied to subcarrier generator using the send level pot on the modem (R50).
- 2) Connect a frequency counter to the "GEN OUT" BNC. Adjust subcarrier frequency adjustment. R20 is a fine frequency adjustment. Both pots are accessible from the rear panel and are labeled "COARSE" and "FINE".
- 3) Disconnect the frequency counter and connect a distortion analyzer to the generator output BNC. Adjust distortion pot R6 for minimum distortion. Using this control approximately 1/2% distortion is obtainable. If no distortion analyzer is available no adjustment on this pot is required. The worst case distortion is approximately 2.5% which is quite acceptable in most applications.

SUBCARRIER INTERFACE (91C7156) 24 Aug 1979 -2-

- 4) Disconnect the analyzer and attach an oscilloscope to the generator output. To understand this adjustment, refer to print number 15A1114 (See modem section) for representative waveforms. Adjust the oscilloscope to display about 6 periods of the unmodulated subcarrier as shown in (A). Using the modem send level pot, increase subcarrier modulation until the fifth crossover occurs midway as shown in (B).
- 5) Adjust the output level to 2.5 volts peak-to peak using R14. This pot is labelled "OUT" and is accessible through the rear panel.
- b. Subcarrier Demodulator
- 1) Telemetry Extraction Filter Adjustment

Apply a modulated subcarrier signal to the input. Adjust inductors L1 and L2 for maximum amplitude and minimum AM. The filter output should be similar in appearance to the subcarrier generator output.

2) FM Demodulator Frequency Adjustment

Apply a modulated subcarrier to the input. Adjust R5 for the cleanest FSK output. Note that some residual high frequency subcarrier may be superimposed on the FSK signal, this is quite normal.

IV. TROUBLESHOOTING

- Verify correct power supply voltages are present on the board (+5, +12, and -15 volts).
- b. Modulator
- Verify that modem is generating a FSK signal which may be observed at Pin 7 of the XR2206 function generator (ICU3).

SUBCARRIER INTERFACE (91C7156) Rev. 9 June 1980 -3-

- If no output is observed, check on chip voltages and grounds. If the IC is replaced, verify proper adjustment by performing the subcarrier adjustment procedure described previously.
- 3) Note the modem card must be properly adjusted and working correctly for the subcarrier board to function. Refer to the modem section of this manual for troubleshooting details.
- c. Subcarrier Demodulator
- Using an oscilloscope, observe the extraction filter output at IC Ul, Pin 2. This signal should appear much like the subcarrier generator output. If it is distorted, check input filter for proper tuning or defective components.
- Check demodulator frequency as described in adjustment section.
- 3) Check operation of 741 Buffer Amp.
- 4) Check operation of modem board. Refer to modem section of manual.

SUBCARRIER INTERFACE (91C7156) 24 Aug 1979

-4-





	FRE	Q.	DE	PEND	ENT	PAR	TS		*	
				INF	- U -	Γ			OUTPU	т
ITEM		81	82	CI	c 2	C 3	C 4	C 5	C 6	ITEM
I	20 KH2	470	1500	.0131	.111	.0175	.m	2530 pf	2530pf	4
2	28 KHz	470	1800	.008	. 068	.01	.068	1930pf	1930pt	8
3	39 KHz	820	2700	3600pr	.031	4700pt	.031pf	1300pf	1300pf	с
4	67 KH2	1500	4700	1200pf	.01	.0016	.01	750pf	750pf	D
5	IIOKHz	2200	6800	470 pf	3600 pf	620 pt	3600pt	470 pf	560pf	E
6	200 KHz	3900	15 K	130 pf	IIIO pf	180 pf	lilopt	270 pf	470 pt	F
		_								

	FIRST USED ON MRC-4
	CHART THE CONTRACT OF THE CHART
ŧ.	U 00 4 1800 1 19 4 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

ANALOG II INPUT BOARD Schematic 91D7238 Assembly 20D2794 PC Board 51C5910

I. PURPOSE

This board is used to measure 16 differential analog inputs and convert these input voltages to digital signals suitable for use by the central microprocessor.

II. SPECIFICATIONS

DC input resistance is $500 k\Omega$. However, it is recommended that the output impedance of the circuit driving the card not exceed $10 k\Omega$ at .25 Hz, increasing to $25 k\Omega$ at 4 Hz. Normal mode rejection at 60 Hz is 35 dB with a common mode rejection (within input voltage range) of at least 60 dB. For best overall accuracy, the normal mode input should be close to +3V, with maximum inputs not exceeding $\pm 5V$.

Measurement accuracy is 0.1% ±1 bit. The maximum input voltage from either input to ground is ±5V. Exceeding this voltage will cause improper operation of the board for the duration of the over-voltage condition. If either input voltage exceeds ±40V, permanent damage to the A/D IC may result.

III. ELECTRICAL ADJUSTMENTS

Board addressing is accomplished using BCD switch S1.

ANALOG II INPUT BOARD (91D7238) Rev. 27 February 1981 -1Up to 16 different A/D channels per board can be accessed, with the lowest 16 data channels on Board \emptyset , the next 16 data channels on Board 1, and so on. Switch programming positions are shown in Section 7.3. S1 is normally programmed at the factory and will not normally require changing. If a defective board is replaced, be sure that the address switches are set to the proper position.

Two A/D conversion rates may be selected using a jumper near IC U6. Normally a trace exits (on the backside of the board) between Point C and Point F causing a conversion time of 15 ms. Increased 60 Hz rejection can be obtained by cutting the trace between C and F and installing a jumper between Points C and S. This will double the conversion time and reduce the update time by half. A 30 ms rate will sample the input for almost an entire power line cycle, allowing most of the 60 Hz signal to average out.

IV. THEORY OF OPERATION

The A/D board is selected by the microprocessor when pin 22 of the MC6821 PIA (IC U2) is pulled to a high state. Switch S1 and a 74LS86 exclusive or gate (IC U11) form a programmable inverter for board address selection. The 74LS30 NAND gate (IC U12) determines the ultimate address location by NAND'ing the outputs of IC U11 with PRE (I/O Select), and address lines A6, *A7, and A8. The A/D board requires four (4) adjacent address locations in the range from 8140 to 817F, with the exact address location programmed by swith S1.

When the address lines match the address programmed by Sl, pin 8 of IC Ul2 will go to a low state. Part of IC Ul4 is

ANALOG II INPUT BOARD (91D7238) Rev. 27 February 1981 -2used to invert the output of Ul2 to form an active high board select signal which is fed to the chip select on IC U2 and the bus buffer selector IC Ul0. When the CPU requests data from the A/D PIA, the read/write line will go high, causing pin 11 of IC Ul0 to go low, enabling the bus drivers in the read data direction. When the CPU writes data to the A/D PIA, the read/write line will be low making pin 8 of IC Ul0 low, enabling the bus drivers in the write direction.

PIA lines PAØ through PA7 are used to read in the eight least significant digits of the A/D output. The four most significant bits plus an over-range bit are read in on PBØ through PB4. These same lines double as outputs to select 1 of 20 analog inputs. PBØ and PB1 select 1 of 4 multiplexer inputs, while bits PB2 through PB4 select 1 of 5 multiplexers using a 74LS138 decimal decoder (IC U13).

The ADB 1200 (IC U3) is the digital controller for the LF 13300 analog building block (IC U4). Together, they form an integrating 12-bit A/D converter. The ABD1200 provides the control signals plus autozeroing, polarity indication, overrange indication, and continuous conversion capability. The ADB 1200 supplies 4 control signals to the LF13300 and requires one from the LF13300.

The conversion cycle is divided into five distinct cycles. They are:

> Phase I - Offset Correction Phase II - Polarity Detect Phase III - Initialization Phase IV - Ramp Unknown Phase V - Ramp Reference

ANALOG II INPUT BOARD (91D7238) Rev. 27 February 1981 -3A timing diagram illustrating these phases is shown in Fig. 1. When the conversion jumper is connected from C to F, the clock period (1/f) is 2 µs. When the jumper is connected from C to S, the clock period is 4 µs.

Phase I - Offset Correction (256 Clock Periods)

This phase is initiated by taking the Start Conversion (SC) and the Output Enable (*OE) lines high. At this time, Offset Correct (OC) will be Logic 1. The LF13000 requires this phase to correct any intrinsic offset voltage errors prior to the polarity detect phase.

PHASE II - Polarity Detect (256 Clock Periods)

This phase is used to determine the polarity of the analog input. At the midpoint of this phase, COMP from the LF13300 is examined for polarity. If COMP is high, the input voltage is positive. If COMP is low, the input voltage is negative. The Polarity Detect signal (PD/RU+) will be high during this entire phase. The above operation is also necessary to determine which integrator input (positive or negative) of the LF13300 should be used for proper A/D conversion.

PHASE III - Initialization (256 Clock Periods)

This phase is identical to Phase I and is used by the LF13300 to eliminate any offsets induced as a result of the polarity detect phase. Offset Correct (OC) will be high during this phase.

Phase IV - Ramp Unknown (4096 Clock Periods)

The unknown input voltage is integrated for a fixed time,

ANALOG II INPUT BOARD (91D7238) Rev. 27 February 1981 -44096 clock periods, during this phase. The result of the Phase II Polarity Detect cycle determines whether PD/RU+ or RU- will be high. If Phase II indicates a positive input, the PD/RY+ signal will be high. If Phase II indicated a negative input, Ramp Negative (RU-) will be high. These two signals will never be high simultaneously.

Phase IV - Ramp Reference

This phase is a variable length phase depending on the magnitude of the analog input voltage. During this time, Ramp Reference (RR) will be high. When COMP goes low, or when the internal counter reaches 100% of full scale (8192 clock periods), the Ramp Reference (RR) signal goes to the low state, the counter output is loaded into the output register, and the End of Conversion (EOC) signal goes high. The polarity bit will reflect whatever value was determined during Phase II. The output register will hold the data until a new conversion is completed and new data is loaded into the register. The Output Enable (*OE) line must be low and SC must be high to enable the outputs.

The differential amplifier consisting of the LM 308A (IC U9), TL072 (IC U15), and associated components converts the input samples to a single-ended signal suitable for the A/D converter. The gain of the amplifier is fixed at 2.00 by resistors R7, 8, 14, and 15.

An LM329BZ precision reference (IC U8) provides 6.95V to the A/D converter.

-5-

ANALOG II INPUT BOARD (91D7238) Rev. 27 February 1981 Five MC14052 four-channel differential analog multiplexers (Ul through U5) are used to select 1 of 20 analog input channels. Only 16 input channels are available externally to the user; the remaining 4 channels are used for automatic compensation to maintain long-term accuracy. Input Channel 17 is referenced to ground and is used to measure the offset voltage of the amplifier and A/D converter. Input Channels 18 and 19 monitor the voltage generated by U8. Channel 20 monitors the +5V supply.

V. TROUBLESHOOTING

- A. Verify that the A/D board and the interface card are plugged into the corresponding slots.
- B. Verify proper switch position by checking the board address strobe.
- C. Check power supply voltages on this card.
- D. Using the technical description and Fig. 1, observe the waveforms of the LF13300 digital portion of the A/D converter.

177 0

E. Check analog switch addressing. Under normal operations, the system will be scanning all 20 channels.

ANALOG II INPUT BOARD (91D7238) Rev. 27 February 1981 -6-



FIGURE | ADB1200-LF13300 TIMING DIAGRAM

· ---- -

ANALOG II INPUT BOARD (91D7238) Rev. 27 February 1981 -7-

USED ON : MRC SAMILY





-. -

-151381

NOTES :

I UNLESS OTHERWISE SPECIFIED RESISTOR VALUES ARE IN OHMS, 1/4W, 10% CAPACITOR VALUES ARE IN MICROFARADS.

2. FC. BOARD 5105910 . REV. -11,-21.

3. COMPONENT LAYOUT 2002794 . REV.AD

1.	SADE ADDRESS	22.	58140	
	DATA REDISTER A	-	GASE +	BCD +0
	CONTROL REGISTER	B' =	BASE +	BCD +1
	DATA REGISTER 8	=	BASE +	3CD +2
	CONTROL REGISTER	3 =	BASE +	BCD +3





4.



REVILIONS

Ο

3

4

AO

MEMT. APPR

-				
1	VOLTAGE REG - EN MOTOROLA MCTOLOS	YBI	3650132	151
2	DIODE GE IN4154 SMALL SIGNAL	CR1.3	3600145	50
2	DIODE SCHAUR IN4740A ZENER	CR214	3600202	49
3	INDUCTOR MILLER 9230-44 IOUH	61-3	4020244	48
				47
1	CAPACITOR ARCO DMS-IOLI 10004 010	19	4200069	46
3	" SEI 2208104H "003" CUT	C9,10,11	4250486	45
1	1 0EL 22UBIO3H	CB	4250171	44
32	SPRADUE	(30-70	4780087	43
1	" KEMET K220ELO	671	4280186	42
10	SPRAGUE	C14,17,28.29,	4280079	41
27	Calego in the cale	CI-1,12,13,15,1618	4310207	40
AL				20
1	RESISTOR ALL OCTATE ALL MUNA	91.7	4620127	20
-		87.15	4530219	27
-		978./.9	4520201	31
-		20.14	45200044	26
4		DEL	4670184	124
2	ALLAN WINE VIN OF	24 25 05	4410621	23
3	SRADLEY IMEG 74W 10% ONE	012	4410001	20
1	2.2.8	RB.17-10,13,26.	4410288	34
-7		A. 20.91-040-0.30.71	4410974	31
4		R1,3,6,21	4410247	30
1	56000	RII	4410346	29
7	1 100A 4 4 4	24,25	4410122	23
_				27
1	LABEL A/D MAI IDAIO68-10		3430378	26
2	SOCKET IL & PIN ANPGADAG3-1	19,15	3250016	25
5.	. " " 14 PIN AND 640357-1	06,0,11,12,14	3250024	24
6	* 16 PIN ANP 640558-1	UB. JIG- 020	3250032	23
1	18 PIN AMP 640359-1	V4	3250040	22
3	* * 20 PIN AMP 640464-1	U1,5.7	3250057	21
1-	28 PIN AMP 640362-1	EU	3250081	20
1	· · · AO PIN AND 640579-1	12	3250099	19
_				18
1	DIP SWITCH BCD. 2802300576	SI YEL	3150117	17
-				16
5	IC HOTOROLA MULTIPLENE MC14052	U16-U20	3680220	15
1	T.I. QUAL OF AND TLOTZ	UIS	3730876	14
1	1 7.1. 10# 8 0800088 SN7415138	UB	3660742	13
1	T.I. SHNAUT NAND SNT41530	112	3660735	12
2	T.I. QUAD X OR SN74LSB6	U11,014	3660743	11
1	T.I. QUAD HAND SNTALSOO	010	3660669	10
1	I NAT. OF-AMP LN- JOBA	PU	3730157	9
3	I NAT. RELTR 6.44 UN32982	US	3650066	8
1	T.I. DUAL J-K F.R SN74LSIOT	16	3660750	7
1	I NAT. A/D LEI3300	UA	3730132	6
1	NAT. CONTROLLER ADBIZOO	UB EU	3730545	5
1	1 HOT. DIA MC6821	JZ	3710027	4
3	" T.I. TRANSCEIVER SN74L5244	UI, 5,7	3660859	3
1	EJECTOR VERO 512409/1		1250075	2
1	PC BOARD ANALOG INOUT IL	5105410	3472438	11
atv	DESCRIPTION	REF DES	STOCK NO. !	NO
				NOC.
		14 A		
		Sin COMP	ONENT _AYOUT	-
		Amal ANALC	G INPUT I	
		2501212	and the second s	1.11

STATUS INPUT, TTL II Schematic 91C7237 Assembly 20D2798 PC Board 51C5912

I. PURPOSE

This unit is used to interface the remote control system with 16 TTL inputs. The inputs can be used separately as status or as a single 16-bit word.

II. SPECIFICATIONS

Inputs are TTL active low. Input voltage should be restricted from \emptyset to +5 volts, or board damage may result.

III. BOARD ADDRESS SPECIFICATION

Switch S1 is used to assign a board address from \emptyset to 15. Board \emptyset will output Channels 1 through 16; Board 1 will output Channels 16 through 32, etc. Programming of S1 is shown in Fig. 1. If replacement boards are installed for any reason, be sure the board is switched correctly.

IV. THEORY OF OPERATION

IC U6, in conjunction with swith S1, is a programmable inverter for address selection. IC U5 ANDS the outputs of U6 with PRE (I/O Select), A6, A7 and *A8 to form the board address. When switch S1 is set to "0", the board is addressed in its lowest address range 80C0 to 80C3.

STATUS INPUT, TTL II (91C7273) Rev. 27 February 1981 -1When switch Sl is set to "F", the board is addressed from 8ØFC to 8ØFF.

When the correct address is decoded, pin 8 of IC U5 goes to a low state, enabling decoder IC U4. U1 and U2 are tri-state buffers used to gate 8 bits of status information onto the data bus. U3 provides a unique board ID pattern on the data bus when selected.

When address line AØ and Al are both low and IC U4 is enabled, status bits 1 through 8 are gated onto the data bus. When AØ is high and Al is low, status bits 9 through 16 are gated onto the bus. When AØ is low and Al is high, the unique board ID is gated onto the bus.

V. TROUBLESHOOTING

Check for periodic low pulses on IC U5 pin 8, indicating the CPU is attempting to read data from this card. Lowgoing pulses should also be observed on pins 1 and 19 of IC's Ul and U2. Upon power-up of the unit, at least one status input should be low or the CPU will not recognize the existence of the board (MRC-1 only).

STATUS INPUT, TTL II (91C237) Rev. 27 February 1981 -2-

Addr	ess

Channels

1.0

0	-	1-16
1		17-32
2		33-48
3		49-64
4		65-80
5		81-96
6		97-112
7		113-128
8		129-144
9		145-160
A		161-176
В		177-192
С		193-208
D		209-224
E		225-240
F		241-256

FIGURE 1

S1 PROGRAMMING

STATUS INPUT, TTL II (91C7237) Rev. 27 February 1981 -3-

PROD DIGITAL	BATE	
I DH.		SCHEMATIC STATUS INPUT.TTL II
	2 3	TOL: PRACT. : VIL
	1	OWN LOW BOANS BO SCALE NONE
1 4	-1213	CHR -1- 9-1-10 0107237 AM
1 -	K 3	Ine which had sight and

.

х.

.

.

TYPE NO.	REF	PS GND PIN NG	+5V PIN NO.
741586	V6 ·	7	14
741530	vs	7	14
74L5139	υ 4	8	16
7415240	V1,U2,V3	10	20
7415244	70	10	50







A

NOTES:

 UNLESS OTHERWISE SPECIFIED RESISTOR VALUES ARE IN OHNS 1/4 W10% CAPACITOR VALUES ARE IN MICROFARDS.
P.C. BOARD SICSSIZ REV. -10, -2]
COMPONENT CAYOUT 2002798 REV. AØ.



Continued on next page



DIGINA	DATE	
232		SCHEMATIC STATUS INPUT.TTL
20	11	TOL: FRACT. = 1/2. IX = AM. IXX = AN
21	0.4	OWN LOW IZOAN DO I SCALE NONE
	- 2 3	CHK 0107227//
	#12	In July SUCIESIAU


NOTES :

- I. UNLESS OTHERWISE SPECIFIED: REGISTOR VALUES ARE IN OHMS 1/4W 107. CAPACITOR VALUES ARE IN MICROFARADS
- 2. I & SOCKETS TO BE INSTALLED AT EACH IC LOCATION
- 3. SWITCH SI TO BE INSTALLED WITHOUT A SOCKET
- 4. P C BOARD 5165912 REV. -10, -2:
- 5. SCHEMATIC SICTERT REV.

DISTROD	(BATE	
ASED F S NAS		COMPONENT LAYOUT- STATUS INPUT, TTL I
RELE TATU	T. APP	TOL: FALCT = 1/37. 11 = 38. 318 - 318. 2 = OWN
10	MCM	CHX CAR 1-11-20 20027981

16	CAPACITOR, 220HE IOV	(C8	4280186	I
15	" .INF SOV	CI-C7	4310207	7
14	RESISTOR, IOK 1/4W 10%	R2-R21	4410379	50
13	", IK 1/4W 10 %	RI	4410247	1
12	SWITCH , BCD, 2300 576	SI YELLOW	3150117	t
н	SOCKET, I.C., 14 PIN	05,06	3250024	2
10	11 " IG PIN	U4	3250032	1
9	11 11 20 PIN	01,02,03,07	3250057	4
8	I.C.SN74L5244	דט	3660859	1
T	" SN74L5240	01,02,03	3660974	3
6	" SN74L5139	∪4	3660800	1
5	" SN74LS 86	UG	3660743	1
4	1 SN 74 LS 30	US	3660735	1
3	LABEL , IOA 1067-7		3430345	ł
2	EJECTOR PAIR, CI2409/1,/2		1250075	1
1	P C BOARD 5105912-10,-21		3472446	1
ITEM	DESCRIPTION	REF DESIG	STOCK NO.	QTY
	1990 FOR PROD	COMPONE STATUS INP	ABOOCIATED	, INC.
	465.02 4 4 5 5 5 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	TOL: MICT. = 1/22. 13 DWM	2002795	= 1/1 8 A 9

STATUS INPUT, OPTO II

Schematic 91C7236 Assembly 20D2795 PC Board 51C5911

I. PURPOSE

This unit is used to bring 16 on/off inputs into the CPU. It can be used for individual bits (status) or as a 16-bit word. Optical isolators are used for maximum noise rejection.

II. SPECIFICATIONS

The input requires between 5 mA and 30 mA of current (user supplied) to drive the optical isolator. The unit is shipped with 1800 ohm current-limiting resistors. These are suitable for input voltages from 10V to 48V. For lower voltages, the resistors will have to be changed to 560 ohms. This will allow operation from input voltages from 3V to 15V. The maximum voltage from any input to ground should not exceed ±50 VDC. Exceeding this voltage may cause damage to the board.

III. ELECTRICAL ADJUSTMENTS

Switch Sl is used to assign a board address from 0 to 15. Board 0 will output Channels 1 through 16; Board 1 will output Channels 17 through 32, etc. Programming of Sl is given in Fig. 1. Sl is programmed at the factory and will normally only be meset if a defective board is replaced. In this case, the switch on the new board should be set to the same position as the board it is replacing.

STATUS INPUT, OPTO II (91C7236) Rev. 27 February 1981

IV. THEORY OF OPERATION

IC Ul, in conjunction with Sl, is used as a programmable inverter for address selection. IC U2 ANDS the output of Ul along with PRE (I/O Select), A6, A7, and *A8 to form the address at which the board will operate.

With switch S1 set to "0", the address for the board will begin at 80C0 and end at 80C3 as each card uses four addresses. If switch S1 is set to "F", the address for the board will begin at 80FC and end at 80FF.

The output of U2 is used to enable 1 of 4 decoder U3, with only the first three outputs being used. The outputs of U3 are active low enables for tri-state buffers U4, U5 and U22.

U4A-D and U5A-E are used to bring the first eight channels onto the data bus, while U4E-H and U5E-H are used to bring the second eight channels onto the data bus. U22 provides a unique board ID pattern on the data bus when selected.

V. TROUBLESHOOTING

As a general guideline, if only certain bits on a card fail to function properly, the cause is usually associated with the input optical isolators. Complete board failure is associated with Ul through U3. If there are multiple boards in the user system, the boards may be interchanged (after setting switch S1) to pinpoint the cause. Before swapping boards, check all inputs to ensure that excessive currents are not being applied.

Verify that, when current is passed through the appropriate input, pin 5 of the optical isolator drops below 0.8 volts.

STATUS INPUT, OPTO II (91C7236) Rev. 27 February 1981 -2If not, suspect the optical isolator or a defective input on U4 or U5. Check for a periodic low pulse on U2 pin 8. This indicates that the CPU is trying to read data from this card. Low going pulses should also appear on pins 1 and 19 of U4 and U5. If not, suspect U1 through U3 or S1. Note that, upon power up of the unit, at least one of the 16 inputs must be inactive (no current flow) or the CPU will not recognize the existence of the board. (MRC-1 only.)

	Address	Channels
	0	1-16
	1	17-32
	2	33-48
	3	49-64
FIGURE 1	4	65-80
S1 PROGRAMMING	5	81-96
	6	97-112
	7	113-128
	8	129-144
	9	145-160
	A	161-176
	В	177-192
	С	193-208
	D	209-224
	E	225-240
	F	241-256

STATUS INPUT, OPTO II (91C7236) Rev. 27 February 1981 -3-

ATA			L, 389757
1.08		SCHEMATIC STATUS INPUT, OPTO IL	4
1	1 t	TOL PRAST. 2 1/84, JE 2 AML JOOL 7 484.	× 5.50
1 2	12	DWH LAN 29AND BOALD	mill
-12	1	CHK 102 9-1-20 0107036	100
18	13	ENG IN SERIED SICIESO	me

.

•

TYPE NO.	REF	PS GND PIN NO.	+5V PIN NO.
746586	UI	7	14
741530	02	7	14
7415139	03	8	16
7415240	04,05,022	10	50
7415244	E50	10	50
TIL-112	UG THEN UZI	4	





USED ON I MAC FAMILY

Door

+

244 00

PROD:	BATE	
1.08		SCHEMATIC STATUS INPUT, OPTO I
1- 2	SNO	TOLI PRAST. 2 1/24 JI 2 JHL JUX 2 JHL K C
		CHAR LOR 7-1-70 QICT236 40
	a 3	EMB 1225 30 50 80 51C 1250 00



NOTES:

- I. UNLESS OTHERWISE SPECIFIED: RESISTOR VALUES ARE IN OHMS 14W 107. CAPACITOR VALUES ARE IN MICROFARADS
- 2. I.C. SOCKETS TO BE INSTALLED AT EACH I.C. LOCATION
- 3. SWITCH SI TO BE INSTALLED WITHOUT A SOCKET
- 4. PC BOARD SICSOIL REV. -10, -20
- 5. SCHEMATIC SICT236 REV. AP

PROD.	MOSELEY ABBOCIATES, INC
50R 21	STATUS INPUT, OPTO I
REL	101 1010: 12 12 13 138 111 34
A	The 121 Willing 2002795 A

19	CAPACITOR 220HE IOV	62	4280186	1
18	11 .1 µf 50V	C3-C9	4310207	7
17	RESISTOR 10K, 1/4 W, 10%	R1-R20	4410379	20
16	1.8 K, 1/4W, 10%	R21-R36	4410270	6
15	11 1K, 1/4W, 10%	R37	4410247	1
14	SWITCH BCD, STG	SI YELLOW	3150117	1
13	SOCKET, I.C., 6 PIN	UG-UZI .	3250008	16
12	11 11 14 PIN	U1,U2	3250024	З
11	II II IG PIN	εu	3250032	1
10	" " 20 PIN	04,05,022,023	3250057	4
9	I.C. TIL-112	120-021	3730777	16
8	" SN74L5244	023	3660859	1
7	" SN74L5240	04,05,022	3660974	З
0	11 SN74L5139	EU	3660800	1
5	11 SN74L586	. UI	3660743	1
4	" SN74L530	U2	3660735	1
S	LABEL MAI IDAIOG8-G		3430337	1
s.	EJECTOR PAIR, VERO		1250075	1
1	P C BOARD, 5105911-10,-20		3472453	}
ITEM	DESCRIPTION	REF DESIG	STOCK NO.	QTY
	EL FOR PROD.	COMPONENT STATUS INP OWNER ON STATUS	ABBOCIATES HIA BANBANA MESEAN GOLETA CALIPON LAYOUT UT, OPTO	L 1. 172*
		ENG TR 14 11-11 801	2002795	$5 A \phi$

•

OUTPUT - OPEN COLLECTOR

Schematic 91C7171 Assembly 20C2755

I. PURPOSE

This board provides 16 open-collector outputs for driving control relays.

II. SPECIFICATIONS

Maximum voltage that can be applied to outputs without causing output latch-up is 55V. Up to 300 mA may be sinked by the 75452 drivers.

III. ELECTRICAL ADJUSTMENTS

Switch Sl is used to assign a board address from \emptyset to 15. Board \emptyset will output Channels 1 through 16; Board 1 will output Channels 16 through 32, etc. Programming of Sl is shown in Fig. 1. Sl is programmed at the factory and will not normally require changing. Any replacement board should be switched to the same configuration as the original board.

IV. THEORY OF OPERATION

IC Ul, in conjunction with switch Sl is used as a programmable inverter for address selection. IC U2 ANDS the outputs of Ul along with VMA (Valid Memory Address), PRE (I/O Select), A7 and A8 to form the board address location.

OUTPUT - OPEN COLLECTOR (91C7171) 24 Aug. 1979 With all four switches in the OFF position, the address for the board will begin at 8180 and end at 8193 as each card required four addresses. If all four switches are ON, the address will begin at 81BC and end at 81BF.

The output of IC U2 is inverted by IC U3 to form an active high board select, which is fed to the chip select on IC U4 (pin 24) and to the bus buffer selector IC U3. If the CPU requests data from the PIA (Peripheral Interface Adapter), U6, the R/*W (Read/Write) line, P1-64, will be high, enabling pin 19 of IC U13 and IC U14, allowing data to pass onto the data bus. This read function is used to check operation of the PIA. If R/*W is low, pin 1 of IC U13 and IC U14 will be low, enabling a command to be written into the PIA.

Output CB2 on IC U6 is used to disable all outputs simultaneously during a failsafe condition. Transistors QI and Q2 are current source to interface the PIA with the drivers.

V. . TROUBLESHOOTING

1. Partial Failure (Some Channels Work)

This indicates that at least some PIA channels are functioning. Trace back from the output driver to the output of the PIA. Example: Assume Channel 1 does not function. If tally-back does not function, suspect IC's Ul3, Ul4 or U4. If the tally-back functions, the failure is in the output driver.

2. Complete Failure (All Channels)

Check IC U4 pin 19 for a low level. If the ENABLE signal is low, check operation of Ql and Q2. If pin 19 is

OUTPUT - OPEN COLLECTOR (91C7171) 24 Aug 1979 -2high, check PIA pin 24 for an active high pulse when a raise on this board is attempted. If no pulse is seen, verify operation of S1, Ul, U2 and U3.

If a pulse is seen at PIA pin 19, verify that the pulses are repeated at pin 1 of IC Ul3 and IC Ul4. If these pulses are present, suspect Ul3, Ul4 or U4.

OUTPUT - OPEN COLLECTOR (91C7171) 24 Aug 1979 -3-

Pos 4	Pos 3	Pos 2	Pos 1	Address	Channels
OFF	OFF	OFF	OFF	0	1-16
OFF	OFF	OFF	ON	l	17-32
OFF	OFF	ON	OFF	2	33-48
OFF	OFF	ON	ON	3	49-64
OFF	ON	OFF	OFF	4	65-80
OFF	ON	OFF	ON	5	81-96
OFF	ON	ON	OFF	6	97-112
OFF	ON	ON	ON	7	113-128
ON	OFF	OFF	OFF	8	129-144
ON	OFF	OFF	ON	9	145-160
ON	OFF	ON	OFF	10	161-176
ON	OFF	ON	ON	11	177-192
ON	ON	OFF	OFF	12	193-208
ON	ON	OFF	ON	13	209-224
ON	ON	ON	OFF	14	225-240
ON	ON	ON	ON	15	241-256

FIGURE 1

S1 PROGRAMMING

OUTPUT - OPEN COLLECTOR (91C7171) 24 Aug 1979 -4-

FIRST USED ON MRC-I



+1-

+51	↓ +5∨	
CURRENT SOURCE	Ş	
ODIPUT ENABLE 1/2 W	•	
2N2924 () 22 2N3053	+5V	
	SN75472 RII-R26 R265 2.7K 1/4W	REAR PANEL CONNECTOR
₹RB ×		1-15 1
, ♦	R25 2 .001/200	1 - 17 20
	2 UIA 3 DRIVE 2 V	1-19 2
		1 - 21 21
	TUB S DRIVE 3 V	1-23 3
		JI - 25 22
	2 UIS 3 DRIVE 4	JI = 27 A
	R72 T.001/200	
	S DRIVE 5	JI = 31 5
2	- 001/200	JI = 33 34
~	DATE S DAIVE 6	
4	2012 1 226	
5	S DRIVE 7 V	
4	7011 - 225/200	
7		JI-41 26
2	2011 224	JI-43 B
8	RIBS AVE	JI-45 27
1		JI-47 9
10	RITE	JI-49 28
//		JI-51 10
12	RIGE THE	JI-53 29
<u>/3</u>		JI-55 //
14	RIS TO T	JI-57 30
15	ZU9 3 DRIVE 12 V	JI - 59 IZ
	RI4 2 .001/200	JI-61 31
	TUB S DRIVE 13	JI-63 IS
		JI-65 32
	2 UE 3 DRIVE IA V	JI-67 14
		JI-69 33
	TUTOS DRIVE IS V	JI-71 15
		JI-73 34
16	2 UT B DRIVE IN	JI-75 16
IC DATA	T.001/200	25 77-IL
TYPE REF +5V GND		1
74LSBG UI 14 7 74LSBG U2 14 7	H STA MOBILI	TY ASSOCIATES, INC.

100			CALIFORNIA BARBARA REBEARCH PAR
Ronut T			COMMAND OUTPUT BOARD
OL CA	SN0	APPS	TOL FRACT. = 1/22. JI = JM. JOI = JH. 2 CE 1/1
No. 1	VIDIA	THU.	CHE LAC 19-7-70 0 10 7171 40
Ag	E	ž	ENG WULL 2 JANA DIL TITI AL

IC DATA							
TYPE REF +5V G							
741586	UI	14	7				
741530	02	14	7				
741500	06	14	7				
MCG8Z1	UB	20	11				
SN75472	U7-U14	8	4				
74L5244	U4,U5	20	10				



NOTES

- A UNLESS OTHERWISE SPECIFIED RESISTOR VALUES ARE IN OHMS, 1/4 W, 10 % . CAPACITOR VALUES ARE IN MICROFARADS .
- 2. P.C. BOARD SIC 5885-50.
- 3. SCHEMATIC 91C 7171.
- 4. RESISTORS RII THRU REA ARE INSTALLED ONLY FOR 2002755-2

ProD.	M Y 80	DATE		
821, 7-30	11 E			COMPONENT LAYOUT
ECO /	A D D ECOI6	SHOIS	AT. APP	TOL: FRACT. = 1'22. XX = 430. XXX = 410. = = DWN AWF 3MAR 80 SCALE: 2X
50	A D	REV	FE	ENG () ARL 121 May 20 D 2755

		_			-
28	RESISTOR 2700	-	R11-26	4410296	16
27	" IK 1/2 W	,	R 10	4420261	1
26	" IOK		R 1-4	4410379	4
25	" 2200		RG	4410288	1
24	" IK		R 5,7,8	4410247	З
23	RESISTOR 470		R9	4410205	1
22	CAPACITOR .001		C16-31	4310090	16
21	.1/50		CI-6,8-15	4310207	14
20	CAPACITOR 220/10		67	4280186	I
19					
18	SWITCH CTS 206-4		51	3190011	1
17					
16	IL. SOCKET AND CHOST	7-1	EU	3250099	1
15	" " 640464	-1	04,5	3250057	2
14	" " GH0357	- 1	U1,2,6	3250024	3
13	I.C. SOCKET AMP 640463	5-1	U7-14	3250016	8
12		_			
11	TRANSISTOR 2N 3053	1	92	3630035	
10	TRANSISTOR 2N 2424			3630021	
9		-	TOATU68-9	2420360	1
-	" <u>SN /54/2</u>	-	07-074	3680191	8
6				3/10027	2
5	" 741686			3660034	
4	" 74 15 30		u2	3660735	1
3	1.6. 74600		UG	3440449	1
2	EJECTOR PAIR	-	VER09/14 /2	1250075	1
1	P.C. BOARD		5105885	3472644	Í.
TEM	DESCRIPTION		REF. DESIG.	STOCK NO.	QTY.
	0 1075 4) 0 1075 4) 11 10 00 08 11 10 08 0 11 EM 9 0 1052 08 0 1052 08 0 1052 08 0 1052 08 0 1052 08 0 1052 08 0 1050 08 0 100000000000000000000000000000000000			ABBOCIATES SANTA BARBARA RESEA COLETA, CALIFOR NT LAYC	ICH PARK
	8 50 DO		TOL: FRACT. = 1'12. 13	= 430. XXX = 416.	< = 1/2°
			ENF SIMAC	a south CA	

OUTPUT - OPTICALLY ISOLATED

Schematic 91C7129 Assembly 20B2705 PC Board 51B5846

I. PURPOSE

This module provides 16 optically isolated outputs for concontrol of external equipment.

II. SPECIFICATIONS

The maximum voltage that should be applied to the outputs is 48 VDC. The maximum voltage drop on a ON channel is 1.4V, with a maximum of 250 mA load. When a channel is OFF, the leakage current will not exceed 50 μ A. The outputs incorporate built-in reverse polarity and inductive load protection. The maximum voltage from an output line to ground is ±50 VDC. Exceeding that voltage may cause damage to the board. Output is floating with respect to the chassis.

III. ELECTRICAL ADJUSTMENTS

Switch Sl is used to assign a board address from \emptyset to 15. Board \emptyset will output Channels 1 through 16; Board 1 will output Channels 17 through 32, etc. Programming of Sl is given in Fig. 1. Sl is programmed at the factory and will normally only be reset if a defective board is replaced. In this case, the switch on the new board should be set to the same position as the board it is replacing.

OUTPUT - OPTICALLY ISOLATED (91C7129) 24 Aug 1979 -1-

IV. THEORY OF OPERATION

IC Ul, in conjunction with Sl, is used as a programmable inverter for address selection. IC U2 ANDS the outputs of Ul along with VMA (Valid Memory Address), PRE (I/O Select), A7 (Address Line 7), and A8 (Address Line 8) to form the address at which the board will operate. With all four switches on Sl OFF, the address for the board will begin at 8180 and end at 8193 as each card requires four addresses. If all four switches on Sl are ON, the address for the board will begin at 81BC and end at 81BF.

The output of U2 is inverted by U3B to form an active high board select which is fed to the chip select on U6 (pin 24) and the bus buffer selectors U3C and U3D. If the CPU desires to read data from the PIA (Peripheral Interface Adapter) U6, the R/W (Read/Write) line, Pl-64, will be high. This causes the output of U3D to go low, which enables U4A-D and U5A-D to activate. This allows data from U6 to pass through U4 and U5 to the data bus. If the CPU desires to write data to U6, the R/W line will be low. This causes the output of U3C to go low, which enables U4E-H and U5E-H to activate. This allows data

Output CB2 on U6 is used to disable all outputs simultaneously. This occurs during failsafe. To enable outputs, CB2 is brought low, forward biasing Q33 and Q34 which supplies +5V to the optical isolators. Q1 through Q16 are used to boost the output current of U6 to a sufficient value in order to drive U7 through U22. The outputs of U7 through U22 are used to forward bias the Darlington output transistors Q17 through Q32 (floating from chassis).

OUTPUT - OPTICALLY ISOLATED (91C7129) 24 Aug 1979 -2-

1. Partial Failure (Some Channels Work)

This indicates that the PIA (Peripheral Interface Adapter), U6, is at least partially functioning. Trace back from the output stage to the output of the PIA. Example: Assume Output 1 does not function. If the tally-back does not function, suspect U4-U6. If the tally-back functions, the failure is in the output driver of U6 or the transistor buffers. Typical voltages are shown for the output buffers. Note the different output voltages for the PA series outputs and PB series outputs of the PIA.

2. Complete Failure (All Channels)

Check U6 pin 19 for a low level. If it is, verify that the emitter of Q34 is near 5V. If it is not, suspect Q33 or Q34. Check pin 24 for an active high pulse when a raise is attempted for a channel on that board. If no pulse is seen, check S1, U1, U2 and U3 pins for correct operation. If a pulse is seen, verify that pulses appear at U4 and U5 pins 1 and 19; if not, suspect U3. If these pulses are present, suspect U4, U5 and U6.

OUTPUT - OPTICALLY ISOLATED (91C7129) Rev. 9 June 1980 -3-

Pos 4	Pos 3	Pos 2	Pos 1	Address	Channels
OFF	OFF	OFF	OFF	0	1-16
OFF	OFF	OFF	ON	l	17-32
OFF	OFF	ON	OFF	2	33-48
OFF	OFF	ON	ON	3	49-64
OFF	ON	OFF	OFF	4	65-80
OFF	ON	OFF	ON	5	81-96
OFF	ON	ON	OFF	6	97-112
OFF	ON	ON	ON	7	113-128
ON	OFF	OFF	OFF	8	129-144
ON	OFF	OFF	ON	9	145-160
ON	OFF	ON	OFF	10	161-176
ON	OFF	ON	ON	11	177-192
ON	ON	OFF	OFF	12	193-208
ON	ON	OFF	ON	13	209-224
ON	ON	ON	OFF	14	225-240
ON	ON	ON	ON	15	241-256

FIGURE 1

S1 PROGRAMMING

OUTPUT - OPTICALLY ISOLATED (91C7129) 24 Aug 1979

-4-

FIRST USED ON : MRC-1

CAII CAII	8 80 8 80 8 159 8 169 8 169 16 8 169 8 169 100 100 100 100 100 100 100 100 100 10	552 N Bo	BATE	
2 WAS 30 78	ECO UNACE D	LO I		SCHEMATIC
DAU-3	PER PER	PER	BNOID	TOLI FRACT. = 1/2L JI = 494. JII = 494. 4 = 1/2 OWN 1 4. 8. OCT. 21/281 SCALL
-	3	A A		CHR IFLY 15FE3 79 9107129 04



NOTES :

UNLESS OTHERWISE SPECIFIED RESISTOR VALUES ARE IN OHMS , 1/4 W 10 %

CAPACITOR VALUES ARE IN MICROFARDS 2. P.C. BOARD SIG5846 3. COMPONENT LAYOUT 2002705

Continued on next page

REF: PI CONNECTOR ON FILTERED/UNFILTERED I/O CARDS

		MOC 8030		I/O CARDS
2N2924	RI7 220		2N5298	, I
	RIB 220			20 2
	R19 220		2- JI-21 JI-23 JI-23	21 3
222K Q3	R20 220		4+ JI-25 JI-27	22 4
22K 94	R21 220		4- JI-29 JI-3I	23 5 -
22K 95	R22 220		021 5- 01-33 01-33	24 6
	R23 220		922 6- JI-39 JI-39	25 7
22K 07	R24 220			2 6 8
	A25 220		3- 9+ 025	5 27 9
	R26 220		9- 10+ 9- 11-49 11-49	2B O
	R27 220			29
R12 012	R28 220			30 12
R13 013	R29 220		12- 13+ 029 JI-63	31 13
RI4 914	R30 220			32 , 14
	R31 220		14- JI-65 JI-71 Q3I 15-	33 15 34
R 16 016	R32 220	2 4	Q32	16
	•			

ZNG307	15 TIL 112	BUS	552	DOUCTION	DATE	(M)	MC			
2 WAS 3078 6 81	1 073	ALL ALL	I O J	0 70A 78		DIGITA	LO	SCHEMA	TIC TICALLY FOLA	TED
503	UNA	5233	# I	2	-	TOL: FR	AGT. :	1/31. JX :	.HL = 101 - ML	∠ œ 1/1*
0 mm	241	2010	21	1 i	2 .	OWNIA	1.8.	Oct. 25,78	SCALE	
A	NO.	3-51	-	-	Z	CHK F.	t۲	15 FEB 79	0107120	10-1
S I	U I		m		2 3	ENG IN	ATT	TAG8 79	910/129	10.9



NOTES :

 UNLESS OTHERWISE SPECIFIED RESISTOR VALUES ARE IN OHMS, 1/4 W, 10%. CAPACITOR VALUES ARE IN MICROFARDS
P.C. BOARD SIC 584G REV. -12,-21
SCHEMATIC 91CTI29 REV. CØ
ALL TRANSISTORS TO BE SOLDERED (WITHOUT SOCKETS)
INSTALL DIPSWITCH, SI, WITHOUT SOCKET AND WITH SWITCH NO.1 ON LEFT SIDE WHEN VIEWING BOARD AS SHOWN

₽ Q33 29.81 \'+2 C0 1695 1696	2705 21552 21552	DATE	SANTA BARBARA RESEARCH PARK
111046	PERE		COMPONENT LAYOUT DIGITAL DITPUT OPTICALLY ISOL.
ALLUS CHGD CHGD	NAS CHOD	VISIONS	TOL: FRACT. = 1/22. XX = 338. 3XX = 318. 4 = 1/2" OWN I CUE ZOFEL 20 SCALE: 2 X
EB	pa	No.	ENG DEDITAL COLETUD ET

29	LABEL	10A1068-B	3430352	1
28	SOCKET, OPIN, ICC-063-53-6	U7- U22	3250008	16
27	PAD,XISTOR,INSUL,RCT05075-4A	Q34	3250347	1
26	NUT #4-40		1050582	16
25	LOCKWASHER SPLIT RING # 4		1050632	16
24	SCREW PAN HD #4-40 × 1/4		1050129	16
53	SOCKET 14 PIN 640337-1	UI,U2,U3	3250024	M
22		U4,05	3250057	2
21	" 40 " 640379-1	UG	3250099	ł
20	CAPACITOR K220E 10 220/10	C2	4280186	1
19	" CY20C104M .1/50	CI,C3-C6	4310207	5
18	IC MOC8030	U7-U22	3730868	16
17	RESISTOR 4 W 10% 2201	R17-R32	4410163	16
16	" 22K	RI-RIG	4410411	16
15	11 IOK	R34-R38	4410379	ы
14	и 4.7к	R33	4410308	1
13	п 1К	R39	4410247	1
12	TRANSISTOR 2N3640	Q33	3630092	1
11	TRANSISTOR 2N3053	Q34	3630035	1
10	SWITCH CT5 206-004	SI	3190071	1
9	IC MC6821P	UG	3710027	1
8	" SN74LS244	04,05	3660859	2
7	" SN 74 LS 86		3660743	1
6	" SN74L530	UZ	3660735	1
5	" SN74L500	υB	3660669	1
4	TRANSISTOR 2N6387	QIT THRU Q32	3630381	16
З	TRANSISTOR 2N2924	QI THRUQIG	3639027	16
2	EJECTOR SET C12409/1 , /2		1250075	1
1	P C BOARD	5165846-12,-21	34 71901	ł
ITEM	DESCRIPTION	REF. DES.	STOCK NO.	ATY.
	2942981 %		BOCIATES,	PARK ISBN7
	DICITIE DE LE	SITAL OUTPUT OF		SOL.
	ALL ALL	AUB ZOFEBYOSTAL	E 2 X	_ 1/4-
	A D ENG	E=====================================	02705	EI

FILTERED INTERFACE

Schematic 91A7119 Assembly 20B2718 PC Board 51A5851

I. PURPOSE

This unit is used to provide a means of connecting to a I/O board where RF filtering is required. Each line is passed through a LC lowpass filter to inhibit RF. A metal shield cover is used to prevent RF field leakage.

II. SPECIFICATIONS

Attenuatio	n:		
-10	dB	200	kHz
-20	dB	700	kHz
-40	dB	2	MHz

III. TROUBLESHOOTING

Check for foreign particles across the connector pads, broken traces, and improper solder joints. Check the inductors for continuity and the capacitors for leakage.

Proper shielding and grounding techniques should be observed for all I/O lines.

FILTERED INTERFACE (91A7119) 24 Aug 1979

-1-





NOTES : I UNLESS OTHERWISE SPECIFIED CAPACITOR VALVES ARE IN MICROFARDS, 2. CI THRU C36 ARE I at 50 V LI THRU L36 ARE 6, 8 u H 3 P.C. BOARD 51A5851 4.SCHEMATIC 91A7119



Schematic 91A7207 Assembly 20C2772 PC Board 51C5899

I. PURPOSE

This unit provides filtering and damping for the TTL Status Input Assembly (91C7155). Each input is passed through an LC low-pass filter to inhibit RF. Diodes CR1-CR32 prevent voltages from rising above about 5.8 volts or below -0.8 volt when the input signal changes suddenly.

II. SPECIFICATIONS

The attenuation at various frequencies is essentially the same as that of the filtered interface board.

III. TROUBLESHOOTING

Check for foreign particles across the connector pads, broken traces, and improper solder joints. Check the inductors for continuity and the capacitors for leakage.

Proper shielding and grounding techniques should be observed for all I/O lines.

DIODE-FILTERED INTERFACE 7 Nov. 1980



REMOTE TERMINAL AC POWER SUPPLY 7" Chassis Schematic 91C7179 Assembly 21C2655

I. AC POWER SUPPLY

The power supply used in the 7-inch chassis is easily removed for adjustment, service, or replacement. The rear panel AC connector contains an RF filter, fuse, and a circuit board used to set the AC line voltage. A nine-pin Molex connector interfaces the power supply with the chassis wiring harness.

A. Adjustment

Three voltage adjustment potentiometers are present for +5V, +15V and -15V. A sealed potentiometer is included for current limiting.

B. 120 Volt Operation

The unit is shipped from the factory for 120V. Normally, no changes are required. The voltage selection card should have 110V exposed and easily visible. If some other voltage is visible, remove card and re-insert so that 120V is on the top. A lA fuse is used for 120V.

C. 240V Operation

Change the voltage card so that the 240V label is visible when the card is installed. Install a 1/2A fuse.

AC POWER SUPPLY (91C7179) 24 Aug 1979

-1-



REMOTE TERMINAL

REF DES	HC5-6 OVP	POWER-ONE PIN	DESCRIPTION
C1	1000/14	101-10108	CAPACITOR, ELECT
\$2	16000/15	102-10096	ELECT.
63	220/16	101-10107	FLECT
C4	.0033/100	104-10092	CAPACITOR, MYLAR
CRI	AEIC	111-10251	DIODE IN 200V
CR2.3	MR750	111-10256	DIODE. LA. SOV
CR4	IN752A	112-10004	DIODE ZENER
SCRI	50508L53	140-10013	SCR.BA
GI	216551	172-10249	TRANSISTOR
Q2	12505-2	171-10262	TRANSISTOR
RS	3.98	151-10379	RESISTOR VIN STO CF
12	2.7.	151- 10305	4 4 4
811,12	6.8 A	151-10513	RESISTOR, MW, ST. CF
R 3.10	22 0	151-10325	4 3N.5%.CF
R1,7 6	2.2 K	151-10373	1 1 10 5% CF
R9	2.K	152-10512	RESISTOR, 12W, 2% HF
R4,5	LSK	155-10085	POTENTIOMETER
01	UA723	130-10287	IC VOLTAGE REQULATOR
TI	12247	082-12247	TRANSFORMER
CHASSIS	11031	412-11031	CHASSIS
PCB	12098	505-12098	P.C. BOARD



#FT_1111	ORE 12.	STE FUN	32 SCHOOL 200 44
21,2	3200/35	107-100-10	PATAZINIA N. N. C.C.
537	100/35	101-10110	CAPACITOR MILLAR
PENTRAS	AT AR	1010252	DIDLE 34 1000
. 11 5, 7			I ZENER
CHAN	AEIC	111 10751	DIUDE
ā	216554	172-10250	TRANSISTOR
Q2,4	12500-3	171 . 10261	
R3	2N2907A	172+10245	TRANSISTOR
5CA 1,2			SCR 3A
01,2	Ata 72.3	130-10287	IT VOLTAGE REGULATON
A 1	IR	151-10365	RESISTOR V2WEST CF
B2.4,7,0	330.4	151-10353	
R 4,9,10	4.7%	151-10361	
R14,13	and the second s	Contraction of the second seco	
R17,12	150-2	151 - 10345	
RS	2200	151-10349	1/2W:55.CF
R13,10	1.28	152-10507	1/2W:27+MF
A23	2.24	152-10513	
R24	2,78	152-10515	1/2W124 MF
R2021	240 -	151-10350	Vi W 12% CF
RIS	1.64	151-10370	12W25% CF
83.22	1220	158-10079	RESISTOR 2WWW BW
R11,10	1.5K	155-10085	POTENTIOMETER
TI	121/1	052-12171	TRANSFORMER
P.C.B.	12080	503-12080	PRINTED CIRCUIT BOAR
and the second second second	1 1 1 1 1 1 1	1412 -11101	CHASSIN ALLINA



AC POWER SUPPLY (91C7179) 9 June 1980

-3-
F1 81050 90	Pelana Pelana	DATE		
FUSE	SWIT SWIT			SCHEMATIC POWER SUPPLY ASSY-MRC-I REM
90	200	IDNE	APP.	TOLI FRACT. = 1/2. II = 134. JOI = 314. < ± 1/2"
BIR	BAAA	REVIE	Maki	ENK WAG BIMAY NO 910.71.79 BI

*.

.

.



- ASSEMBLY DWG 2102655

Continued on next page

92



FI DEC 90 CJ SJ HEBILING	DATE		
SWIT SWIT			SCHEMATIC POWER SUPPLY ASSY-MRC-I REM
400 00	BNOI	LAPP.	TOL: FRACT. = 1/12XX = .AMXXX = .AH
BIAN	RVIE	MOM	CHK WAS BIHAY 910 7179 BI



EXTENDER BOARD

Assembly 20B2724 PC Board 51B5854

I. PURPOSE

This card is for troubleshooting active boards by allowing access to the board. Test leads can also be attached to the connector leads for ease in examining bus signals and I/O signals. This board contains no active components. Exposure of MRC-1 cards outside the protected RF chassis environment via the extender card may cause the unit to be susceptible to RF effects.

EXTENDER BOARD (20B2724) 24 Aug 1979



PARENT ITEM NO 9051434

•

(

.

SPARE PIS KIT MRC-1

SP-56 06/14/82

DATE 6/15/82

PAGE 1

MOSELEY ASSOCIATES INC
111 CASTILIAN DRIVE
GOLETA CA 93117
BO5 968-9621

•	COMPONENT ITEM NO.	S TOCK LOC A	MANUFACTURER Part NUMBER	COMPONENT DESCRIPTION	QUANTITY PER	UM	UNIT Sales price	TUTAL SALES PRICE
•	3390127	2715	FLV160	LED RED 2.0020 WIDE DIFFUSED	10	EA	.58	5.80
	3390143	2715	MV-5354	LED YEL 10.020 NARROW DIFFUSED	2	EA	1.37	2.14
•	3390150	2722	MV-5254	LED GRN 3.0020 NARROW DIFFUSED	2	EA	1.37	2.74
¢	3600053	2744	1N914	DIO 18914 758 7588 SI 8398	L.	EA	• l 4	-14
(3600145	2721	1N4154	DIO 184154 258 485 SI DO35	1	EA	-16	•16
•	3600202	2744	IN4740A Z10.0A	DIO ZIN4740A 10V 1W 5% ATAY	1	EA	1.09	1.09
(3600236	2744	1N4745A	DIO 21N4745A 16V 18 5% ALAY	ì	EA	• 42	• 42
(3610003	2721	1002	DIO 10D2 200V 1A SI D039	2	EA	. 39	. 78
A .	3610169	2744	523-1	DIO 2523.1 3.1V	1	E۸	3.08	3.08
(3630027	2721	2N2924-LF5	XT NS2N2924LF5.2W160H025V.LA7P	3	EA	• 54	1.62
	3630035	2721	2N3053	XT NP2N3053 05H100M080V.7A	1	EA	1.47	1.47
	3630191	2744	2N4037	XT PP2N4037 01W060M060V01A	1	EA	1.54	1.54
(3630316	2744	2N5293	XT NP2N5293 36W800K080V04A	3	EA	1.73	5.19
	3650066	2743	LM-32982	RGLTR PLM32982 6.9V 30MA TD92	1	EA	4.73	4.73
	3650074	2743	LM3401-12 /7812	RGLTR PLM340112/7812	1	EA	2.56	2.56
(3650124	2743	MC78L12ACP	RGLTR PMC78112 12V 0.1A 1092	1	EA	1.37	1.37
2	3650132	2712	MC79L05 ACP	1.C. NMC79L05 05V 0.1A T092	ĩ	EA	2.80	2.00
•	3650140	2743	MC79L12	RGLTR NMC79L12 12V 0.1A T092	ı	EA	2.80	2.80
6	3650157	2743	MC79L15ACP	RGLTR NMC79L15 15V 0.1A T092	1	EA	3.50	3.50
	3650165	2743	MC 7 905 T	RGLTR NMC7905T 05V 1.5A T0220	1	ΕA	4.38	4.38
	3650173	2743	UA 7805 UC	IC UA 7805 UC OP AMP PRECISION	1	EA	4.38	4
(3660008	2712	SN72741P	IC UA741P OPAMP GEN COMP	1	EA	. 83	- 83

6

6

C	PARENT ITEM NU 9051434	SPARE PTS KIT MRC-1	SP-56 06/14/82	DATE	6/15/82	PAGE
C	MOSELEY ASSOCIATES INC 111 CASTILIAN DRIVE GOLETA CA 93117					
-	805 968-9621					

2

£ ...

•	COMPONENT TTEM NO.	STOCK LOCA	MANUFACTURER PART NUMBER	COMPONENT DESCRIPTION	QUANTITY PER	UM	UNIT Sales price	TOTAL SALES PRICE
•	1660487	2743	SN74154N	IC SN74154N 4-16LINE DEMUX	1	EA	3.75	3.75
	3660537	2742	SN74174N	IC SN74174N HX D EDGE/TR	2	EA	1.75	3.50
	3660669	2743	SN74L SOON	IC SN74LSDON QU 21N NAND	2	EA	• 84	1.68
¢	3660677	2743	SN74L SOZN	IC SN74LSO2N QU 21N NOR	1	EA	• 84	-84
	3660685	2743	SN74L 504N	IC SN74LSO4N HX INV	1	EA	. 95	. 95
•	3660693	2743	SN74LSOBN	IC SN74LSOBN QU 21N AND	ĩ	EA	• 84	- 84
C	3660719	2743	SN74LSZON	IC SN74LS20N DU 41N NAND	ĩ	EA	.79	.19
	3660727	2743	SN74L 527N	IC SN74LS27N TR 31N NOR	ı	EA	1.50	1.58
C	3660735	2743	SN74LS30N	IC SN74LS30N SI 81N NAND	2	EA	.67	1.34
(3660743	2743	SN74L S86N	IC SN74LS86N QU 21N EXCL OR	2	EA	1.79	3.58
	3660750	2743	SN74LSIO7AN	IC SN74LSIO7AN DU JK MAS/SL	1	EA	2.63	2.63
(3660768	2743	SN74L S123N	IC SN74LS123N DURETRMONOMULTI	1	EA	. 2.08	2.08
(3660776	2743	SN74LSI 32N	IC SN74LSI32N QU 21N NAND ST	1	EA	1.89	1.89
	3660792	2743	SN74LSI 38N	IC SN74LSI38N 3-8LINEDECDEMUX	1	EA	1.96	1.96
	3660800	2743	SN74LSI39N	IC SN74LS139N DU2-4LNDECDEMUX	1	EA	1.75	1.75
(3660826	2743	SN74LS163AN	IC SN74LSI63AN BINCOUNT PRESET	· 1	EA	2.21	2-21
	3660859	2743	SN74L 5244N	IC SN74LS244N OCT BUS/DRIV ST	4	EA	3.47	13.08
(3660867	2743	SN74LS367	IC SN74LS367 HEX BUE 3/ST	1	FA	1.61	1.61
(3660875	2743	SN74L5368	IC SN7415368 HEX INV 3/51		EA	1.61	1-41
	3660917	2142	SN75451P	IC SN75451P DU AND HIGHV DC		EA	1.02	1.02
	3660925	2142	SN75452HP			EA	1.05	1.02
2	3660941	2742	SN75472N			EA	1.00	1.05
	2000711	2176	2141241614	IC SWISHIZM UU NAND HIGHV JC	2	E A	3.40	6.80

١.

4

(PARENT ITEM NO 9051434 PAGE 3 DATE 6/15/82 SPARE PIS KIT MRC-1 SP-56 06/14/82 MOSELEY ASSOCIATES INC C 111 CASTILIAN DRIVE GOLETA CA 93117 805 968-9621 12 .

•	COMPONENT ITEM NO.	S TOCK LOC A	MANUFACTURER Part Number	COMPONENT DESCRIPTION	QUANTITY PER	UM	UNIT Sales price	TOTAL Sales price
•	3660958	2743	SN74L S 32	IC SNF4LS32 QU 21N OR	1	EA	3.50	3.50
	3660966	2742	SN74L 5260N	IC SN74LS260N DU 51N NOR	ı	EA	1.40	1-40
•	3660974	2743	SN74L S240	IC SN74LS240 OCT BUS/DRIV ST	2	EA	3.15	6.10
•	3680063	2912	C04040BE	IC CD4040RE 12 STAGE BIN CT	1	EA	4.66	4-66
	3680162	2912	SCL 4011AE	IC SCL4011AE QU 21N NAND	1	. EA	1.12	1-12
	3680212	2733	MC14411P	IG BIT RATE GEN	1	EA	28.00	28.00
•	3680220	2733	MC 1 4052 BC P	IC DIFFERENTIAL AMUX 4CH	z	EA	3.78	7.56
	3690021	2142	TIL-308	IC TIL-308 DISP 7 SEG LDP	2	EA	24.22	48.44
•	3710019	2912	MC6802P	IC MC6802P MICROPROCESSOR	1	EA	23.90	23.90
•	3710027	2912	MC 6821P	IC MC6021P PIA INTERFACE	2	EA	14.70	29.40
	3710035	2912	MC6828P	IC MC6828P PRIOR INTERRUPT	1	EA	31.05	31.85
•	3710043	2912	MC6850P	IC MC6850P ACIA INTERFACE	1	EA	13.03	13.83
•	3710076	2912	MM53107N	IC MH53107 OSC ZEXPL7 DIV	1	EA	4.90	4.90
(3710225	2912	M512114LP-3	IC M5L2114LP-3 RAM STATIC 1KX4	1.1	EA	23-38	23.3A
•	3730132	2912	LF133000	IC LF13300D A-D CONV 4.5DIG	1	EA	23.28	23.28
(3730157	2743	L M- 308AN	IC LH308AN OPAMP PRECISION	1	EA	6.30	6.30
(3730207	2743	LM-339N	IC LH339N COMPARITOR QUAD	1	EA	1.65	1.65
	3730355	2743	MC1488L	IC MC1488L OU LINE DRIVER	ı	EA	4.03	4.03
ſ	3730363	2743	MC1489L	IC MC1489L QU LINE RECEIVER	1	EA	3.96	3.96
	3730462	2743	RC4136N	IC RC4136N OPAMP QUAD 741	1	FA	2.98	2.98
	3730595	2912	ADB1200PCN	IC ADB1200PCN A-D CONV 12+5GN	1	EA	19.25	19.25
<u>.</u>	3730694	2742	NE-531	IC NE-531 OPAMP HI SLEW	1	EA	8.40	8.40

.

1 ۹, .

-.

6.

C	PARENT ITEM NO 90	051434	SDADE	DIS KIT MOC-1	50-56 06/14	/82	DATE	6/15/82	PAGE 4
€ :	MOSELEY ASSOCIA 111 CASTILIAN D GOLETA CA 9	ATES INC DRIVE 93117	STARE	FIS KIT AKC-L	31-30-00714		DATE	57 (57 62	
•	805 968-9621								
•	COMPUNENT ITEM NO.	S TOCK LOCA	MANUFACTURER Part Number	COMPONENT DESCRIPTION		QUANTITY PER	UM	UNIT Sales price	TOTAL Sales price
•	3730777	2742	T1L-112	IC TIL-112 OPTOCO	IUPLER	1	EA	1.89	1.89
•	3730819	2742	XR-2206CP	IC XR-2206CP VCD	WAVE GEN	L	EA	11-13	11.13

IC XR-2211CP FSK MODEM

IC DUAL OP-AMP

IC MOC-8030 OPTICAL ISOLATOR

¢., .

C

(

(

(

(

(

(.

3730827

3730868

3730876

2742

2742

2733

XR-2211CP

MOC - 80 30

FLO72A

TOTAL PRICE 451.99 0

13.30

2.63

5.60

EA

EA

EA

1

4

 ~ -1

.....

13.30

10.52

5.60